Fault detection method of CPU (Central Processing Unit) module address and data bus

A CPU module and data bus technology, which is applied in the field of electronic product manufacturing, can solve the problems of inability to detect the CPU module address and data bus, and achieve the effect of fast and reliable board making and welding problems.

CN102929755BActive Publication Date: 2015-03-04XUJI GRP +3
4 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Publication Date
2015-03-04

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention relates to a fault detection method of a CPU (Central Processing Unit) module address and a data bus, and belongs to the technical field of manufacture of electronic products. The fault detection method comprises the followings steps of: firstly, setting wires of all IO (Input / Output) ports of the CPU into low level output states before operating an RAM (Random Access Memory); secondly, sequentially heightening a data wire in a continuous address range of the RAM, writing data into the data wire, and carrying out read-back verification on the data wire to detect the conditions of short circuit and open circuit of the data bus of the CPU; thirdly, sequentially heightening the data wire, writing different data in which the low positions are different and the high positions are 0 into the RAM, and carrying out read-back verification; and fourthly, carrying out the same testing on the data in which the high positions are different and the low positions are 0 to detect the conditions of short circuit and open circuit of the data bus of the CPU as well as the short circuit condition between an address bus and the data bus. According to the fault detection method of the CPU module address and the data bus, the problem of faults of the addresses and data buses of the CPU module caused by plate-making and welding in a large-scale production process can be quickly and reliably detected.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to a fault detection method for a CPU module address and data bus, belonging to the technical field of electronic product manufacturing. Background technique

[0002] With the improvement of automation level, various automation equipments based on embedded computer technology are used more and more widely. In order to improve R&D efficiency and save production costs, the control core of automation equipment is usually modularized to form a common main control unit component, namely CPU module, which is used in various automation equipment with different functions. The CPU module is the computing core, and other functions such as application, driver, and interface are realized by the peripheral function expansion circuit board. The most basic part of CPU module hardware includes processor and off-chip memory based on bus expansion, in addition to IO port lines leading to the module interface. The multiplexed IO port line can be u...

Examples

Embodiment

[0026] The production test system of the embodiment of the present invention is as follows: figure 2 As shown in the figure, the computer is connected to the test tool through USB, and the CPU module under test establishes an electrical connection with the test tool through the thimble. The CPU module under test can execute a specific program under the control of the USB host, and realize the IO port line setting, address and data. bus access function. The circuit relationship on the CPU module under test is as follows image 3 As shown, there are 24 address lines, 32 data lines and several control lines connected between the CPU and the RAM, and the CPU and IO port lines are led out through external plug-ins. The specific steps of the fault detection method of the CPU module address and data bus in this embodiment are as follows:

[0027] 1. Set all the IO port lines of the CPU to the low-level output state, so that when the IO port line and the data address line are short...