Manufacturing method of semiconductor devices

A production method and semiconductor technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve problems such as prolonging product production cycle, increasing operating cost, unfavorable processing technology, etc., to avoid adverse effects, reduce operating cost, The effect of reducing process steps

Active Publication Date: 2013-03-06
SEMICON MFG INT (SHANGHAI) CORP
View PDF5 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In an actual process, the thickness of the buffer oxide layer 207 in the PMOS region is about 55-65 angstroms smaller than the thickness of the buffer oxide layer 207 in the NMOS region, which is not conducive to the subseque

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing method of semiconductor devices
  • Manufacturing method of semiconductor devices
  • Manufacturing method of semiconductor devices

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0032] Next, the present invention will be described more completely with reference to the accompanying drawings, in which embodiments of the present invention are shown. However, the present invention can be implemented in different forms and should not be construed as being limited to the embodiments presented here. On the contrary, the provision of these embodiments will make the disclosure thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. In the drawings, the sizes and relative sizes of layers and regions may be exaggerated for clarity. The same reference numerals denote the same elements throughout.

[0033] It should be understood that when an element or layer is referred to as being "on", "adjacent to", "connected to" or "coupled to" other elements or layers, it can be directly on the other elements or layers. On a layer, adjacent to, connected or coupled to other elements or layers, or intervening elements or la...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Login to view more

Abstract

The invention discloses a manufacturing method of semiconductor devices. The manufacturing method includes steps of a), providing a semiconductor substrate with a first grid positioned in an NMOS (N-channel metal oxide semiconductor) area and a second grid positioned in a PMOS (P-channel metal oxide semiconductor) area on the semiconductor substrate; b), forming a side-wall oxide layer in the NMOS area and the PMOS area and forming a high-stress nitride layer on the side-wall oxide layer; c), doping germanium into the high-stress nitride layer in the PMOS area; d), etching the high-stress nitride layer to form side walls on two sides of the first grid and the second grid; and e), annealing. On the premise of reduction of processing steps, carrier mobility of trench areas of the NMOS area is improved, electrical performance of NMOS devices is improved, while affection to electrical performance of the PMOS area is avoided. Besides, since separated etching to the high-stress nitride layer is avoided in the method, thickness consistence of the high-stress nitride layers in the NMOS area and the PMOS area is guaranteed, and adverse affection to the subsequent process is avoided.

Description

technical field [0001] The invention relates to a semiconductor manufacturing process, in particular to a method for manufacturing a semiconductor device. Background technique [0002] With the development of semiconductor technology to 65nm technology node or even smaller, stress technology has been used in CMOS process to improve the performance of semiconductor devices. Stress Memorization Technology (SMT), as a widely used stress technology, is used to improve the performance of NMOS devices. [0003] In the traditional SMT process, stress layer deposition and source / drain annealing process are usually used to induce stress in the substrate and improve the carrier mobility in the channel of the NMOS device, thereby improving the electrical performance of the NMOS device. Figures 1A-1H It is a schematic diagram of each step in the process of manufacturing a semiconductor device using an SMT process in the prior art. [0004] Such as Figure 1A As shown, a semiconductor...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/8238H01L21/265
Inventor 鲍宇邓浩张彬平延磊
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap