Packaging structure and packaging process
A technology of packaging technology and chip loading machine, which is applied in the direction of electrical components, electrical solid devices, circuits, etc., and can solve the problem of high cost of insulating film manufacturers with diverse chip sizes, fixed thickness of insulating film blocks, and waste of insulating film blocks and other issues to achieve the effect of avoiding ultraviolet light exposure, avoiding side leakage, and saving costs
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0067] The following combination figure 1 as well as Figure 2a-Figure 2d The encapsulation cutting structure and encapsulation cutting process in this embodiment will be described in detail. in, figure 1 It is a flow chart of the encapsulation and cutting process in an embodiment of the present invention, Figure 2a-Figure 2d It is a schematic diagram of the encapsulation cutting process in an embodiment of the present invention.
[0068] Firstly, go to step S11, paste the blue film 102 on the wafer ring 101 of the dicing machine, wherein the blue film 102 can be a common blue film, and the dicing machine can be an ordinary dicing machine.
[0069] Next, proceed to step S12, paste the insulating adhesive film 103 on the blue film 102 to form a Figure 2a shown in the structure, Figure 2b for Figure 2a Sectional view along cutting line A-A'. Wherein, the insulating adhesive film 103 has a large-scale size to facilitate cutting. Preferably, the cross-sectional size of ...
no. 2 example
[0080] Please refer to the following Figure 5 Specifically describe the package structure, wherein, Figure 5 It is a schematic diagram of the encapsulation process in another embodiment of the present invention. The second embodiment is based on the first embodiment, and the difference is that in the packaging structure of the second embodiment, more than two insulating adhesive film blocks 104 are stacked.
[0081] In this embodiment, after step S25 in the packaging process, step S24 and step S25 are repeated, and more than two insulating adhesive film blocks 104 are stacked on the carrier 108, and the chip 109 is loaded on the On the topmost layer of the insulating film block 104, such as Figure 5 As shown, the isolation between the carrier 108 and the chip 109 is increased by stacking the insulating adhesive film block 104, so that the thicker insulating adhesive film block 104 can be replaced according to The insulation between the carrier 108 and the chip 109 needs ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
