Unlock instant, AI-driven research and patent intelligence for your innovation.

CMOS buffer circuit for driving high capacitive load

A buffer, high-capacity technology, used in logic circuits, electrical components, pulse technology, etc., can solve problems such as inconvenient application, complex structure, and inapplicability in high-precision applications, achieving low cost, simple circuit structure, easy to use. The effect of promotion

Inactive Publication Date: 2013-09-25
江苏芯力特电子科技有限公司
View PDF6 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

And when the load capacitance at the output end of the buffer is much larger than the Miller capacitance, the pole at the output end of the buffer will be in the low frequency region, and when the distance between the main pole and the pole at the output end is too close, the loop stability of the buffer is difficult to guarantee, so Buffers using this op amp cannot drive large capacitors
In addition, if the main body of the buffer adopts a single-stage operational amplifier, such as a folded cascode amplifier, when using it to drive a large capacitor, the loop stability of the buffer can be guaranteed, but its loop gain is only about 60dB, which is high at high Not suitable for precision applications
In addition, there are other operational amplifier structures that can form a high loop gain and drive a buffer with a large load capacitance, but the general structure is complex and the application is inconvenient

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CMOS buffer circuit for driving high capacitive load
  • CMOS buffer circuit for driving high capacitive load

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] Below in conjunction with specific embodiment and figure 2 The present invention is further explained.

[0015] Such as figure 2 As shown, the CMOS buffer circuit for driving a high capacitive load includes a first-stage operational amplifier 1 , voltage-controlled current source modules 2 and 3 , and a second-stage operational amplifier 4 . The voltage-controlled current source module includes a first voltage-controlled current source 2 and a second voltage-controlled current source 3 .

[0016] The specific circuit connection relationship of the embodiment of the present invention is as follows: the positive pole of the power supply is VDD, and the negative pole of the power supply is VSS. Vin is the input end of the buffer, Vin is connected to the gate of the first transistor M1, and the gate of the second transistor M2 is connected to the output node Vout. The source of the first transistor M1 and the source of the second transistor M2 are connected to the firs...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a CMOS buffer circuit for driving a high capacitive load. The CMOS buffer circuit is mainly applied to a high precision signal processing system and comprises a first stage operational amplifier, a voltage-controlled current source and a second stage operational amplifier. The forward direction input end of the first stage operational amplifier is connected with input signals, the output end of the first stage operational amplifier is connected with the output end of the voltage-controlled current source and the input end of the second stage operational amplifier, and the output end of the second stage operational amplifier is connected with the reverse direction input end of the first stage operational amplifier. The CMOS buffer circuit for driving the high capacitive load has the advantages of being simple in circuit structure, high in performance, capable of driving the high capacitive load, low in cost and easy to popularize in a wide range.

Description

technical field [0001] The invention relates to a CMOS buffer circuit, in particular to a high-precision signal processing system, and belongs to the field of integrated circuits. technical background [0002] As a common circuit unit in integrated circuits, buffers are widely used in various analog systems and hybrid systems. The buffer is formed by short-circuiting the inverting input terminal of an operational amplifier and its output terminal, and is used in the circuit system for impedance transformation and improving the driving capability of the previous stage circuit. The two most important characteristics of the buffer, one is the loop gain of the buffer, which determines the accuracy of the buffer; the other is the stability of the buffer loop, generally speaking, there is a trade-off relationship between these two characteristics. In some applications, the buffer needs to drive a large capacitor, such as 100pF. At this time, the buffer is required to have a large...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K19/0948
Inventor 谢亮段杰斌张文杰金湘亮
Owner 江苏芯力特电子科技有限公司