Packaging-prior-to-etching chip-flipped bump type three-dimensional system-level metal circuit board and process method thereof
A technology of etching first and then sealing metal lines, which is applied to circuits, semiconductor/solid-state device parts, semiconductor devices, etc., and can solve the problems of limiting the functionality and application performance of metal lead frames
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0200] Embodiment 1, single-layer circuit single-chip flip-chip single-turn pin
[0201] see Figure 24 , which is a structural schematic diagram of Embodiment 1 of a flip-chip bump three-dimensional system-level metal circuit board of the present invention, which includes a metal substrate frame 1, and a base island 2 and pins 3 are arranged in the metal substrate frame 1 , the front of the base island 2 and the pin 3 is flip-mounted with a chip 5 through the underfill glue 4, and a conductive pillar 7 is arranged on the front of the pin 3, and the peripheral area of the base island 2, the base island 2 and the pin 3, the area between pin 3 and pin 3, the area above base island 2 and pin 3, the area below base island 2 and pin 3, and the chip 5 and conductive pillar 7 are all encapsulated There is a molding compound 8, which is flush with the top of the conductive pillar 7, and the surface of the metal substrate 1, the base island 2, the pin 3 and the conductive pillar 7 e...
Embodiment 2
[0249] Embodiment 2, multi-turn single-chip flip chip + passive device + electrostatic discharge ring
[0250] see Figure 25 , which is a structural schematic diagram of Embodiment 2 of the flip-chip bump three-dimensional system-level metal circuit board of the present invention. The difference between Embodiment 2 and Embodiment 1 is that the pin 3 has multiple turns, and the The passive device 10 is bridged between the pin 3 and the pin 3 through a conductive adhesive substance, and an electrostatic discharge ring 11 is arranged between the base island 2 and the pin 3, and the passive device 10 can be bridged between the Between Pin 3 Front and Pin 3 Front.
Embodiment 3
[0251] Embodiment 3, single-turn multi-base island tiling multi-chip flip chip
[0252] see Figure 26 , which is a structural schematic diagram of Embodiment 3 of the flip-chip bump three-dimensional system-level metal circuit board of the present invention, which is etched first and then sealed. A plurality of chips 5 are flipped through the underfill glue 4 .
PUM
Property | Measurement | Unit |
---|---|---|
Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com