Serial communication protocol controller, byte splitting circuit and 8b10b encoder

Abstract

The invention discloses a serial communication protocol controller, which includes a byte splitting circuit and an 8b10b encoder. The byte splitting circuit receives bus data, transmits it to the 8b10b encoder, and completes bus data and 8b / 10b encoding The matching of data with different clock frequencies and different bit widths between devices. The byte splitting circuit includes FIFO, controller and register, and the byte splitting circuit extracts 32-bit bus data byte 0, byte 1, byte 2, byte 3 to form source data word 1; byte 4, byte 5. Byte 6 and byte 7 form the source data word 2, obtain 4 beats of 8-bit output data, then write them into FIFO in turn, and then read them into the register under the action of the controller, and at the same time follow the byte from low to high The sequence is transmitted sequentially to the encoder input. The invention also provides a byte splitting circuit and an 8b10b encoder adopted by the serial communication protocol controller. The invention effectively solves the matching problem of the data bandwidth of the sending end of the high-speed serial communication protocol.

Description

technical field [0001] The present invention relates to the technical field of microelectronics, in particular to a high-speed serial communication protocol controller circuit, in particular to a byte splitting circuit and an 8b10b encoder. Background technique [0002] In the traditional parallel data transmission mode, the data transmission mode generally adopts a special data bus and a clock line for synchronous transmission. The bandwidth limitation of the traditional parallel bus can no longer meet the astonishing demands of the development of the hardware subsystem speed and the increasing data throughput, which is mainly manifested in the following two aspects: As the bus frequency rises, it will affect the connection to the bus at the same frequency. Therefore, even if the bus clock frequency is increased, the bus bandwidth cannot be significantly improved; although the bandwidth can be increased by increasing the number of parallel channels, the synchronous transmis...

AI Technical Summary

Problems solved by technology

[0007] There are two commonly used encoding circuit design methods: one is to store the corresponding rules of 256 data codes and 12 function codes in memory, and the encoding process is divided into two parts: mapping and polarity selection. This method will increase the size of the chip. The area and power consumption are limited by the speed of the lookup table and the process parameters. It is generally difficult to achieve the maximum operating frequency of the circuit above 500MHz; another method is to complete the encoding function through logic operations, and the maximum operating frequency of the encoder is higher. , the disadvantage of this method is that the coding logic relationship is complex, which may cause large logical fan-in or fan-out

Images