SRAM memory cell array, SRAM memory and control method thereof

Abstract

The invention provides an SRAM storage unit array, an SRAM memory, and a control method thereof. The SRAM storage unit array comprises a plurality of word line pair arranged along the row direction, wherein each word line pair comprises a write word line and a read word line; a bit line pair arranged along the row direction, wherein the bit line pair comprises a first bit line and a second bit line; a plurality of storage units arranged between the word line pairs and the bit line pair, wherein each storage unit is connected to the corresponding work line pair and bit line pair and comprises a read terminal; and a read unit, wherein the read unit comprises a read transistor and a read bit line, and the read bit line is connected to the read terminals of the plurality of storage units through the read transistor. The provided SRAM storage unit array reduces the transistor number and the stability is improved at the same time.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to an SRAM memory cell array, an SRAM memory with the SRAM memory cell array and a control method for the SRAM memory. Background technique [0002] With the continuous development of digital integrated circuits, on-chip integrated memory has become an important part of digital systems. SRAM (Static Random Access Memory) has become an indispensable and important part of on-chip memory due to its advantages of low power consumption and high speed. SRAM can hold data as long as it is powered, there is no need to constantly refresh it. [0003] The overall structure of SRAM can be divided into two parts: memory cell array and peripheral circuit. In SRAM, the storage unit is the most basic and important component. The number of memory cells included in the array and the stability of the memory cells are two important factors affecting the performance of the SRAM. The lar...

AI Technical Summary

Problems solved by technology

Although the SRAM memory cell 200 of 8T structure improves stability, the number of transistors increases, and the size of the memory cell array increases accordingly, which is not conducive to the improvement of integrated circuit integration and the miniaturization of chip size

Images