Production method of heavily phosphorus-doped thin substrate silicon epitaxial layer for Schottky devices

A silicon epitaxial layer, epitaxial layer technology, applied in chemical instruments and methods, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problem of different flow field distribution, increase the difficulty of thickness uniformity control, and increase the difficulty of epitaxial defect control and other issues to achieve good uniformity, improve performance and yield

Active Publication Date: 2015-09-30
CHINA ELECTRONICS TECH GRP NO 46 RES INST +1
View PDF6 Cites 18 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But at the same time, due to the difference in the thickness of the substrate, the distribution of the flow field in the epitaxial cavity will inevitably be different, which increases the difficulty of thickness uniformity control
Moreover, substrates with different thicknesses need to experience different thermal stresses during the epitaxial growth process, which greatly increases the difficulty of controlling epitaxial defects.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Production method of heavily phosphorus-doped thin substrate silicon epitaxial layer for Schottky devices
  • Production method of heavily phosphorus-doped thin substrate silicon epitaxial layer for Schottky devices
  • Production method of heavily phosphorus-doped thin substrate silicon epitaxial layer for Schottky devices

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0021] (1) Use hydrogen chloride with a purity ≥ 99.99% to polish the base of the epitaxial furnace at high temperature to completely remove the residual deposits on the base. The eclipse time was set to 5 min. Then wrap a layer of undoped polysilicon on the graphite base, the growth material is trichlorosilane gas with a purity ≥ 99.95%, the flow rate is set to 5 g / min, and the growth time is set to 5 min.

[0022] (2) Load a phosphorus-doped silicon substrate sheet with a thickness of 290±10 μm into the pit of the base of the epitaxial furnace, and then use nitrogen and hydrogen with a purity of ≥99.999% to purge the epitaxial furnace cavity for 8 minutes, and set the gas flow rate to 150 L / min.

[0023] (3) Use hydrogen chloride gas to perform in-situ polishing on the surface of the silicon substrate to remove the micro-damage layer and improve the surface lattice quality. Use hydrogen gas to transport hydrogen chloride gas into the reaction chamber. The hydrogen flow rat...

Embodiment 2

[0031] (1) Use hydrogen chloride with a purity ≥ 99.99% to polish the base of the epitaxial furnace at high temperature to completely remove the residual deposits on the base. The eclipse time was set to 5 min. Then wrap a layer of undoped polysilicon on the graphite base, the growth material is trichlorosilane gas with a purity ≥ 99.95%, the flow rate is set to 4 g / min, and the growth time is set to 4 min.

[0032] (2) Load a phosphorus-doped silicon substrate sheet with a thickness of 290±10 μm into the pit of the base of the epitaxial furnace, and use nitrogen and hydrogen with a purity of ≥99.999% to purge the epitaxial furnace cavity for 8 minutes in sequence, and set the gas flow rate to 150 L / min.

[0033] (3) Use hydrogen chloride gas to perform in-situ polishing on the surface of the silicon substrate to remove the micro-damage layer and improve the quality of the surface lattice. Use hydrogen gas to transport hydrogen chloride into the reaction chamber. The hydroge...

Embodiment 3

[0041] (1) Use hydrogen chloride with a purity ≥ 99.99% to polish the base of the epitaxial furnace at high temperature to completely remove the residual deposits on the base. The eclipse time was set to 5 min. Then wrap a layer of undoped polysilicon on the graphite base, the growth material is trichlorosilane gas with a purity ≥ 99.95%, the flow rate is set to 6 g / min, and the growth time is set to 6 min. In the subsequent mass transfer effect, the polysilicon on the base can encapsulate the back and side surfaces of the phosphorus substrate, suppressing the volatilization of substrate impurities.

[0042] (2) Load a phosphorus-doped silicon substrate sheet with a thickness of 290±10 μm into the pit of the base of the epitaxial furnace, and use nitrogen and hydrogen with a purity of ≥99.999% to purge the epitaxial furnace cavity for 10 minutes in sequence, and set the gas flow rate to 150 L / min.

[0043] (3) Use hydrogen chloride gas to perform in-situ polishing on the su...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
evennessaaaaaaaaaa
Login to view more

Abstract

The invention relates to a production method of a heavily phosphorus-doped thin substrate silicon epitaxial layer for Schottky devices. The method adopts a normal-pressure flat plate type epitaxial furnace, and comprises the following steps: 1, polishing the pedestal of the epitaxial furnace at a high temperature by using hydrogen chloride with the purity being not lower than 99.99%; 2, filling the epitaxial furnace with a phosphorus-doped silicon substrate slice, and sequentially purging the cavity of the epitaxial furnace by nitrogen and hydrogen, wherein the purities of nitrogen and hydrogen are not lower than 99.999% respectively; 3, polishing the surface of the silicon substrate slice by using a hydrogen chloride gas; 4, purging the surface of the silicon substrate slice by using a bulk flow of hydrogen; 5, growing an intrinsic epitaxial layer; 6, carrying out variable flow purging on the reaction cavity of the epitaxial furnace; and 7, growing a doped epitaxial layer. The thickness inhomogeneity of the epitaxial layer is smaller than 1%, the resistivity inhomogeneity of the epitaxial layer is smaller than 1%, the surface of the epitaxial layer has no stacking fault, dislocation, slip lines, mist or other defects, the width of a transition region under optimum conditions can be smaller than 1[mu]m, and requirements of the silicon epitaxial layer by the Schottky devices can be completely met, so the performances and the yield of the Schottky devices are improved.

Description

technical field [0001] The invention relates to a preparation technology of a silicon epitaxial layer for a Schottky device, in particular to a preparation method for a silicon epitaxial layer on a heavily doped thin phosphorus substrate for a Schottky device. Background technique [0002] Schottky devices are low-power, high-current, ultra-high-speed semiconductor devices. Key devices such as breakdown voltage and forward voltage drop basically depend on the parameters of the epitaxial layer substrate, especially high-performance silicon Schottky diodes. The quality of the epitaxial layer has higher requirements, such as better uniformity, narrow transition zone, and low defect density. At present, the epitaxial layer on the heavily doped phosphorus substrate is the first choice for Schottky devices, which can greatly reduce the forward voltage drop and reduce the power consumption of the device. The bottom (resistivity 0.002~0.004W×cm), due to the higher doping concen...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): C30B25/02H01L21/02
Inventor 王文林高航李杨李明达
Owner CHINA ELECTRONICS TECH GRP NO 46 RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products