Formation method of semiconductor device
A semiconductor and device technology, applied in the field of semiconductor device formation, can solve the problems of poor nanowire morphology and poor formation performance of fully enclosed gate nanowire transistors, and achieve the effects of performance improvement, process cost reduction, and uniformity improvement.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0033] As described in the background art, the nanowires formed in the prior art have poor morphology, resulting in poor performance of the formed full gate nanowire transistors.
[0034] After research, please refer to figure 1 , figure 1 It is a schematic cross-sectional structure diagram of an embodiment of a nanowire structure, including: a substrate 100, a plurality of nanowires 101 suspended above the substrate 100 and arranged in parallel, the two ends of the nanowire 101 have supports on the surface of the substrate 100 Part, so that the nanowire 100 can be suspended on the substrate 100. Before forming the gate structure, the nanowire 101 needs to be annealed to make the cross section of the nanowire 101 circular.
[0035] However, according to the requirements of device design, the spatial distance between each nanowire 101 and the surrounding devices is different. For example, the distance A between the nanowire 101a and the nanowire 101b is larger, while the distance be...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap