A hybrid puf circuit
A hybrid and circuit technology, applied in logic circuits, electrical components, pulse technology, etc., can solve the problems of general model attack effect, general machine learning attack effect, PUF circuit reliability and randomness, etc., to achieve high reliability Randomness, strong defense against model attacks and machine learning attacks, and strong capabilities
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0031] Embodiment one: if figure 1 As shown, a hybrid PUF circuit includes a basic PUF circuit and a control PUF circuit, and the basic PUF circuit is a decision-type PUF circuit;
[0032] The basic PUF circuit includes a decision device and an n-bit delay circuit. The decision device has a first input terminal, a second input terminal and an output terminal. The delay circuit is composed of two delay circuit units, and the two delay circuit units respectively have a first input terminal, a second input terminal, and an output terminal. The second input terminal, the output terminal and the enabling terminal, the two delay circuit units are respectively the first delay circuit unit and the second delay circuit unit, the first input terminal and the second delay circuit unit of the first delay circuit unit in the delay circuit The first input end of the delay circuit is connected to the first input end of the delay circuit, the second input end of the first delay circuit unit i...
Embodiment 2
[0037] Embodiment two: if Figure 1-Figure 7 As shown, a hybrid PUF circuit includes a basic PUF circuit and a control PUF circuit, and the basic PUF circuit is a decision-type PUF circuit;
[0038] The basic PUF circuit includes a decision device and an n-bit delay circuit. The decision device has a first input terminal, a second input terminal and an output terminal. The delay circuit is composed of two delay circuit units, and the two delay circuit units respectively have a first input terminal, a second input terminal, and an output terminal. The second input terminal, the output terminal and the enabling terminal, the two delay circuit units are respectively the first delay circuit unit and the second delay circuit unit, the first input terminal and the second delay circuit unit of the first delay circuit unit in the delay circuit The first input end of the delay circuit is connected to the first input end of the delay circuit, the second input end of the first delay circ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


