Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Static Random Access Memory Unit Anti-Single Event Effect

An anti-single event effect, memory unit technology, applied in the direction of static memory, digital memory information, information storage, etc., can solve the problems of large device area and complex manufacturing process, achieve small parasitic capacitance, prolong feedback time, and improve anti-single Effect of Particle Flip Ability

Active Publication Date: 2018-06-26
SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] In view of the above-mentioned shortcomings of the prior art, the object of the present invention is to provide a SRAM unit resistant to single event effects, which is used to solve the complicated manufacturing process caused by the introduction of resistors and capacitors in the random SRAM in the prior art. The problem of large device area

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Static Random Access Memory Unit Anti-Single Event Effect
  • A Static Random Access Memory Unit Anti-Single Event Effect
  • A Static Random Access Memory Unit Anti-Single Event Effect

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0040] like image 3 As shown, the present invention provides a single-event effect-resistant SRAM cell, the memory cell at least includes: a first cross-coupled inverter 10, a second cross-coupled inverter 20 and a transmission tube.

[0041] The first cross-coupled inverter 10 is composed of a first pull-up tube and a second pull-up tube. As an example, the first pull-up transistor and the second pull-up transistor are both PMOS transistors, which are respectively denoted as PU1 and PU2. The dimensions of the two pull-up tubes are closely matched to increase the stability of the memory cell.

[0042] The second cross-coupled inverter 20 is composed of a first pull-down tube and a second pull-down tube. As an example, the first pull-down transistor and the second pull-down transistor are both NMOS transistors, denoted as PD1 and PD2, respectively. The dimensions of the two pull-down tubes are closely matched to increase the stability of the storage unit.

[0043] The transf...

Embodiment 2

[0053] like Figure 4 As shown, the present invention provides another single-event effect-resistant SRAM cell, the memory cell at least includes: a first cross-coupled inverter 10 , a second cross-coupled inverter 20 and a transmission tube.

[0054] The first cross-coupled inverter 10 is composed of a first pull-up tube and a second pull-up tube. As an example, the first pull-up transistor and the second pull-up transistor are both PMOS transistors, which are respectively denoted as PU1 and PU2. The dimensions of the two pull-up tubes are closely matched to increase the stability of the memory cell.

[0055] The second cross-coupled inverter 20 is composed of a first pull-down tube and a second pull-down tube. As an example, the first pull-down transistor and the second pull-down transistor are both NMOS transistors, denoted as PD1 and PD2, respectively. The dimensions of the two pull-down tubes are closely matched to increase the stability of the storage unit.

[0056] ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a static random memory unit having an anti-single event effect. The memory unit at least comprises: a first cross-coupling phase inverter being composed of a first pull-up transistor and a second pull-up transistor; a second cross-coupling phase inverter being composed of a first pull-down transistor and a second pull-down transistor; and a pass transistor which is composed of a first access transistor, a second access transistor, a third access transistor and a fourth access transistor. The static random memory unit can effectively prolong the feedback time required of turning the memory unit, so that the anti-single event upset capability of the memory unit can be improved in the situation that recovery time is not changed. The processes of the static random memory unit are completely compatible with digital logic process. The static random memory unit is less in parasitic capacitance, is low in power consumption, has a natural anti-single event latch-up capability and is free of increase of extra process cost.

Description

technical field [0001] The invention belongs to the technical field of memory design, and relates to a static random access memory unit, in particular to a static random access memory unit resistant to single event effect. Background technique [0002] Traditional 6T SRAM cells such as figure 1 As shown, it is composed of two pull-up tubes, pull-down tubes and access tubes; due to the harsh environment in which aerospace electronic equipment works, the memory cells are exposed to the radiation of various high-energy particles; however, the memory is more sensitive to high-particle radiation. Traditional memory cells are generally difficult to meet radiation resistance requirements; so designers often make improvements on the basis of traditional cells to improve the radiation resistance of the cells. [0003] Single event effect and total dose effect are two of the most common and important radiation effects. [0004] The so-called single event effect, such as figure 2 s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G11C11/413
Inventor 陈静何伟伟罗杰馨王曦
Owner SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products