Dynamically-tuned-gyro digital rebalance loop based on FPGA (Field-Programmable Gate Array)

A dynamic tuning gyroscope and rebalancing technology, which is applied to rotating gyroscopes and other directions, can solve the problems of large size and complex rebalancing circuit, and achieve the effect of size reduction and flexible debugging

Inactive Publication Date: 2016-04-13
BEIJING AUTOMATION CONTROL EQUIP INST
View PDF4 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The technical problem to be solved by the present invention is to provide a digital rebalancing circuit for power tuning gyroscop

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Dynamically-tuned-gyro digital rebalance loop based on FPGA (Field-Programmable Gate Array)
  • Dynamically-tuned-gyro digital rebalance loop based on FPGA (Field-Programmable Gate Array)
  • Dynamically-tuned-gyro digital rebalance loop based on FPGA (Field-Programmable Gate Array)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The technical solutions of the present invention will be further described in detail below through specific examples.

[0026] Such as figure 1 As shown, a kind of FPGA-based power tuning gyroscope digital rebalancing loop of the present invention comprises a gyroscope body layer, a hardware circuit layer, and an FPGA abstraction layer;

[0027] (1) The gyro body layer includes gyro sensors, bridges and gyro torquer coils;

[0028] The excitation power frequency of the dynamic gyro sensor is the system setting value, which is 43.2KHz in this embodiment; when the rotor is displaced relative to the housing, the gyro sensor outputs an AC signal containing rotor position information modulated by 43.2KHz, and the gyro sensor The output AC signal is amplified through the bridge;

[0029] (2) The hardware circuit layer includes a low-pass filter, ADC sampling circuit, DAC output circuit and V / I conversion circuit; the FPGA abstraction layer includes NiosII processor, Avalon ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Frequencyaaaaaaaaaa
Login to view more

Abstract

The invention belongs to the technical field of closed-loop control of a loop of a dynamically tuned gyro, and concretely relates to a dynamically-tuned-gyro digital rebalance loop based on FPGA (Field-Programmable Gate Array). The dynamically-tuned-gyro digital rebalance loop comprises a gyro body layer, a hardware circuit layer and a FPGA abstraction layer. A single FPGA chip is used for realizing ADC sampling control, DAC output control, control algorithm and the like of the digital rebalance loop, FPGA can be used for controlling, and also can realize complex control algorithm by inlaying a Nios II processor, so that the dimension of the rebalance loop is substantially reduced, and also a software is employed for finishing algorithm design of a trap filter, an integrator and correction algorithm and the like, and thus debugging is relatively flexible.

Description

technical field [0001] The invention belongs to the technical field of closed-loop control of a loop of a power tuning gyroscope, and in particular relates to a digital rebalancing loop of a power tuning gyroscope based on FPGA. Background technique [0002] The dynamic tuning gyroscope rebalancing loop is generally completed by an analog circuit, and then provides a digital interface to the system through an I / F conversion circuit. The output of this rebalancing circuit is an analog voltage, and the circuit is complicated and the size is large. [0003] If the FPGA (field programmable logic gate array) chip is used as the control chip, and the high-speed AD and DA chips are used for digital rebalancing loop control, the digital quantity proportional to the input rate can be realized without going through the peripheral conversion circuit. Information output, and the circuit is small in size and flexible in debugging. But there is no public disclosure about the technical s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G01C19/04
CPCG01C19/04
Inventor 李海滨牛红燕罗麟经朱毅
Owner BEIJING AUTOMATION CONTROL EQUIP INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap