Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Double-core parallel RSA password processing method and coprocessor

A processing method and processor technology, which is applied to the public key of secure communication, countermeasures against encryption mechanism, digital transmission system, etc., can solve the problem that cannot meet the increasingly stringent requirements of encryption chip speed and area, and limit the calculation speed of RSA algorithm , chip area increase and other issues, to achieve the effect of resisting time attacks and simple power consumption attacks, saving modular exponentiation time, and improving security

Inactive Publication Date: 2016-08-17
TIANJIN UNIV
View PDF6 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In order to ensure that the key has a sufficient security level, the key length of the current RSA encryption protocol generally requires 2048 bits or even longer, which limits the calculation speed of the RSA algorithm
The performance of modular exponentiation in RSA mainly depends on the speed of large-number modular multiplication, and the structure is very complex, which cannot meet the increasingly stringent requirements of encryption chips for speed and area.
The powering ladder (Powering Ladder) algorithm is an improvement of the binary modular power algorithm, which has certain parallelism, but also causes a significant increase in the chip area.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Double-core parallel RSA password processing method and coprocessor
  • Double-core parallel RSA password processing method and coprocessor
  • Double-core parallel RSA password processing method and coprocessor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The design of the invention is a dual-core parallel RSA encryption coprocessor. The design uses the FIOS modular multiplication algorithm based on 64bit words as the execution algorithm of a single operation core, so that the system can fully improve the parallelism of the hardware in the hardware structure and fully reduce the area of ​​the chip. At the same time, the characteristic of no data dependence between the modular multiplication and the modular square in the Powering Ladder modular exponentiation algorithm is used to ensure that the operations of the two cores run independently, which greatly improves the execution efficiency of the RSA encryption operation.

[0032] In order to design an efficient and safe dual-core parallel RAS cryptographic coprocessor, the present invention selects the Powering Ladder modular exponentiation algorithm as the RAS encryption and decryption execution algorithm. The algorithm transforms the modular exponentiation operation int...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention relates to the field of information security and microprocessor design, in order to realize the conversion of modular multiplication into simple decimal addition and multiplication through FIOS modular multiplication algorithm, fully reduce the area of ​​modular multiplication operation unit, and effectively avoid writing back a large amount of intermediate data process. From the perspective of hardware implementation, it improves the computational efficiency of the algorithm and further saves computational resources, fundamentally reduces the time and space overhead of encryption and decryption, and effectively improves the encryption and decryption performance of RSA. The technical solution adopted by the present invention is that, before encryption, a dual-core parallel RSA encryption processing method needs to rely on a certificate authority (CA) as a trusted third party to be responsible for the generation, storage, maintenance, and revocation of the user's private key and public key certificate Link, when encrypting, user B executes the operation c=m e (modN) and send the encrypted information c to user A; when decrypting, user A uses his own private key d to perform operations on the ciphertext c to recover the plaintext. The invention is mainly applied to information security processing.

Description

technical field [0001] The invention relates to the fields of information security and microprocessor design, in particular to a design scheme of a dual-core parallel cryptographic coprocessor based on an RSA cryptographic algorithm. Background technique [0002] Public key cryptography, also known as asymmetric cryptography, is currently the main means of ensuring information security. The RSA algorithm is the first public key encryption algorithm that can be used for both encryption and digital signatures. Due to its good security and easy understanding and implementation, it is considered to be one of the most influential public key encryption algorithms at present. The RSA algorithm is based on a very simple mathematical fact: it is very easy to multiply two large prime numbers, but it is extremely difficult to factorize the product, so the product of the two numbers can be disclosed as an encryption key, and the receiver can only use his private key to decrypt. This ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L9/30H04L9/00
CPCH04L9/302H04L9/003H04L9/005
Inventor 郭炜郝中源魏继增
Owner TIANJIN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products