Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

SiGe-based solid-state plasma PiN diode and preparation method thereof

A plasma and diode technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as uneven doping concentration, incompatibility, and low carrier mobility, and achieve enhanced controllability , improved performance, and the effect of high carrier mobility

Active Publication Date: 2017-05-24
XIDIAN UNIV
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] At present, the materials used in PiN diodes used in plasma reconfigurable antennas at home and abroad are all bulk silicon materials. This material has the problem of low carrier mobility in the intrinsic region, which affects the carrier concentration in the intrinsic region of the PiN diode, and thus Affect its solid-state plasma concentration; and the P region and N region of this structure are mostly formed by implantation process, which requires a large implant dose and energy, high requirements on equipment, and is incompatible with existing processes; and the diffusion process, Although the junction depth is deep, but at the same time, the area of ​​the P region and the N region is large, the integration degree is low, and the doping concentration is uneven, which affects the electrical performance of the PiN diode, resulting in poor controllability of the solid-state plasma concentration and distribution.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SiGe-based solid-state plasma PiN diode and preparation method thereof
  • SiGe-based solid-state plasma PiN diode and preparation method thereof
  • SiGe-based solid-state plasma PiN diode and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0057] See figure 1 , figure 1 It is a flowchart of a method for manufacturing a SiGe-based solid-state plasma PiN diode according to an embodiment of the present invention. The method is suitable for preparing a lateral solid-state plasma PiN diode, and the lateral solid-state plasma PiN diode is mainly used for manufacturing a solid-state plasma antenna. The method comprises the steps of:

[0058] (a) selecting a SiGeOI substrate with a certain crystal orientation, and setting an isolation region on the SiGeOI substrate;

[0059] (b) etching the substrate to form a P-type trench and an N-type trench, the depth of the P-type trench and the N-type trench being less than the thickness of the top layer SiGe of the substrate;

[0060] (c) forming a first P-type active region and a first N-type active region by ion implantation in the P-type trench and the N-type trench;

[0061] (d) filling the P-type trench and the N-type trench, and forming a second P-type active region and ...

Embodiment 2

[0100] See Figure 2a-Figure 2s , Figure 2a-Figure 2s It is a schematic diagram of a method for preparing a SiGe-based solid-state plasma PiN diode according to an embodiment of the present invention. On the basis of the first embodiment above, to prepare a SiGe-based solid-state plasma with a channel length of 22 nm (the length of the solid-state plasma region is 100 microns) Taking a bulk PiN diode as an example to describe in detail, the specific steps are as follows:

[0101] Step 1, substrate material preparation steps:

[0102] (1a) if Figure 2a As shown, the SiGeOI substrate 101 with (100) orientation is selected, the doping type is p-type, and the doping concentration is 10 14 cm -3 , the thickness of the top layer SiGe is 50 μm;

[0103] (1b) if Figure 2b As shown, the chemical vapor deposition (Chemical vapor deposition, CVD) method is used to deposit a layer of first SiO with a thickness of 40 nm on SiGe. 2 layer 201;

[0104] (1c) Deposit a layer of first ...

Embodiment 3

[0133] Please refer to image 3 , image 3 It is a schematic diagram of a device structure of a SiGe-based solid-state plasma PiN diode according to an embodiment of the present invention. The solid-state plasmonic PiN diode employs the above-mentioned as figure 1 The preparation method shown is made, specifically, the solid-state plasma PiN diode is prepared and formed on the SiGeOI substrate 301, and the P region 305, the N region 306 of the PiN diode and the lateral position between the P region 305 and the N region 306 The I regions between are all located in the top layer SiGe302 of the substrate. Wherein, the PiN diode can be isolated by STI deep trenches, that is, an isolation trench 303 is provided outside the P region 305 and the N region 306, and the depth of the isolation trench 303 is greater than or equal to the thickness of the top SiGe layer. In addition, the P region 305 and the N region 306 may respectively include a thin-layer P-type active region 307 and ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a SiGe-based solid-state plasma PiN diode and a preparation method thereof. The preparation method comprises the following steps: selecting a SiGeOI substrate of a certain crystal orientation, and setting an isolation area on the SiGeOI substrate; etching the substrate to form a P-type channel and an N-type channel, wherein the depth of the P-type channel and N-type channel is less than the thickness of the top-layer SiGe of the substrate; forming a first P-type active area and a first N-type active area in the P-type channel and N-type channel by ion implantation; filling the P-type channel and N-type channel, and forming a second P-type active area and a second N-type active area in the top-layer SiGe of the substrate by ion implantation; and forming a lead on the substrate to finish the preparation of a SiGe-based solid-state plasma PiN diode. In the embodiment of the invention, the high-performance SiGe-based solid-state plasma PiN diode suitable for forming a solid-state plasma antenna is prepared and provided by using the deep trench isolation technology and ion implantation technology.

Description

technical field [0001] The invention relates to the technical field of semiconductor device manufacturing, in particular to a SiGe-based solid-state plasma PiN diode and a preparation method thereof. Background technique [0002] At present, the materials used in PiN diodes used in plasma reconfigurable antennas at home and abroad are all bulk silicon materials. This material has the problem of low carrier mobility in the intrinsic region, which affects the carrier concentration in the intrinsic region of the PiN diode, and thus Affect its solid-state plasma concentration; and the P region and N region of this structure are mostly formed by implantation process, which requires a large implant dose and energy, high requirements on equipment, and is incompatible with existing processes; and the diffusion process, Although the junction depth is deep, the areas of the P region and the N region are large, the integration degree is low, and the doping concentration is uneven, whic...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/868H01L29/06H01L21/329
CPCH01L29/0603H01L29/0684H01L29/6609H01L29/868
Inventor 胡辉勇苏汉卢少锋张鹤鸣舒斌宋建军宣荣喜王禹
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products