Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Preparation method of heterogeneous GaAs-Ge-GaAs pin diode for multi-layer holographic antenna

A gaas-ge-gaas, heterogeneous structure technology, which is applied in the directions of devices, antennas, and antenna components that make antennas work in different bands at the same time, and can solve the problems of poor controllability of solid-state plasma concentration and distribution, injection dose and energy Large, incompatibility and other problems, to achieve the effect of increasing solid-state plasma concentration, increasing breakdown voltage, and increasing carrier lifetime

Inactive Publication Date: 2017-05-31
XIAN CREATION KEJI CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] At present, the materials used in pin diodes used in reconfigurable antennas at home and abroad are all bulk silicon materials. This material has the problem of low carrier mobility in the intrinsic region, which affects the carrier concentration in the intrinsic region of the pin diode, which in turn affects Its solid-state plasma concentration; and the P region and N region of this structure are mostly formed by implantation process, which requires a large implant dose and energy, high requirements on equipment, and is not compatible with existing processes; and the use of diffusion process, although The junction depth is deep, but at the same time, the area of ​​the P region and the N region is large, the integration degree is low, and the doping concentration is uneven, which affects the electrical performance of the pin diode, resulting in poor controllability of the solid-state plasma concentration and distribution

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method of heterogeneous GaAs-Ge-GaAs pin diode for multi-layer holographic antenna
  • Preparation method of heterogeneous GaAs-Ge-GaAs pin diode for multi-layer holographic antenna
  • Preparation method of heterogeneous GaAs-Ge-GaAs pin diode for multi-layer holographic antenna

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0066] An embodiment of the present invention provides a method for preparing a pin diode of a GaAs-Ge-GaAs heterostructure for a multilayer holographic antenna. The pin diode is used to manufacture a reconfigurable multilayer holographic antenna (1). Please refer to figure 1 , figure 1 A schematic structural diagram of a reconfigurable multi-layer holographic antenna provided by an embodiment of the present invention. The holographic antenna (1) includes a semiconductor substrate (11), an antenna module (13), a first holographic ring (15) and a second holographic ring (17); the antenna module (13), the first A holographic ring (15) and the second holographic ring (17) are fabricated on the semiconductor substrate (11) by semiconductor technology; wherein, the antenna module (13), the first holographic ring Both the ring (15) and the second holographic ring (17) include pin diode strings connected in series;

[0067] Please refer to figure 2 , figure 2 A schematic diagra...

Embodiment 2

[0123] See Figure 8a-Figure 8r , Figure 8a-Figure 8r It is a schematic diagram of another manufacturing method of a GaAs-Ge-GaAs heterostructure pin diode used in a reconfigurable multilayer holographic antenna provided by an embodiment of the present invention. On the basis of the first embodiment above, the preparation of a GaAs-Ge-GaAs heterostructure pin diode with a channel length of 22nm (solid-state plasma region length of 100 microns) is taken as an example to describe in detail, and the specific steps are as follows:

[0124] Step 1, substrate material preparation steps:

[0125] (1a) if Figure 8a As shown, the (100) crystal orientation is selected, the doping type is p-type, and the doping concentration is 10 14 cm -3 A GeOI substrate sheet 101, the thickness of the top layer Ge is 50 μm;

[0126] (1b) if Figure 8b As shown, the method of chemical vapor deposition (Chemical vapor deposition, referred to as CVD) is used to deposit a layer of the first SiO wi...

Embodiment 3

[0154] Please refer to Figure 9 , Figure 9 A schematic structural diagram of another GaAs-Ge-GaAs heterostructure pin diode provided by an embodiment of the present invention. The GaAs-Ge-GaAs heterostructure pin diode adopts the above-mentioned as figure 2 The preparation method shown is made, specifically, the pin diode of the GaAs-Ge-GaAs heterostructure is prepared and formed on the GeOI substrate 301, and the P region 304, the N region 305 of the pin diode and the lateral position of the P region 304 The i region (intrinsic region) between the N region 305 is located in the top layer Ge302 of the GeOI substrate. Wherein, the pin diode can be isolated by STI deep trenches, that is, an isolation trench 303 is provided outside the P region 304 and the N region 305, and the depth of the isolation trench 303 is greater than or equal to the thickness of the top layer Ge302.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a preparation method of a heterogeneous GaAs-Ge-GaAs pin diode for a multi-layer holographic antenna. The preparation method comprises the steps of (a) selecting a GeOI substrate; (b) etching a top Ge layer of the GeOI substrate to form a first groove and a second groove in the top Ge layer; (c) depositing a GaAs material in the first groove and the second groove; (d) performing P-type ion implantation on the GaAs material in the first groove by utilizing an ion implantation technology to form a P-type active region and performing N-type ion implantation on the GaAs material in the second groove to form an N-type active region; and (e) forming lead holes in the surfaces of the P-type active region and the N-type active region and sputtering metal to form the heterogeneous GaAs-Ge-GaAs pin diode. The method can prepare and provide the high-performance Ge-base pin diode applicable to forming a solid plasma antenna by utilizing a deep groove isolation technique and the ion implantation technology.

Description

technical field [0001] The invention relates to the technical field of semiconductor device manufacturing, in particular to a method for preparing a pin diode of a GaAs-Ge-GaAs heterostructure used for a multilayer holographic antenna. Background technique [0002] Because of its holographic structure, the holographic antenna can well meet the actual requirements of users on specific occasions, and has a good application prospect. Reconfigurable antennas, especially frequency reconfigurable antennas, can work in multiple frequencies, which greatly expands the application range and has received extensive attention. It is a very important and meaningful question which material and technology to use to produce the frequency reconfigurable holographic antenna. [0003] At present, the materials used in pin diodes used in reconfigurable antennas at home and abroad are all bulk silicon materials. This material has the problem of low carrier mobility in the intrinsic region, which...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01Q1/22H01Q1/36H01Q5/321H01L21/329H01L29/868
CPCH01Q1/2283H01L29/6609H01L29/868H01Q1/36H01Q5/321
Inventor 尹晓雪张亮
Owner XIAN CREATION KEJI CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products