Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multifunctional special multiplier for hardware in FPGA and FPGA chip

A multiplier and multi-functional technology, which is applied in instruments, digital data processing components, and calculations using the number system.

Active Publication Date: 2017-08-15
CAPITAL MICROELECTRONICS
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] At present, the multiplier in the DSP (Digital signal processor) has a single function, which cannot meet the requirements of high-performance FPGA chips.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multifunctional special multiplier for hardware in FPGA and FPGA chip
  • Multifunctional special multiplier for hardware in FPGA and FPGA chip
  • Multifunctional special multiplier for hardware in FPGA and FPGA chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] In order to make the purpose, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments It is a part of embodiments of the present invention, but not all embodiments.

[0025] The invention provides a multifunctional hardware-specific multiplier in the FPGA, which can realize high-speed, high-performance multiplication operations, filter design, data comparison, especially the functions of multiplication and comparison of large-bit-width data.

[0026] Below to figure 1 As an example, the embodiment of the present invention will be described. figure 1 A schematic diagram of a multifunctional hardware-specific multiplier in an FPGA provided by an embodiment of the present invention.

[0027] Such as figure 1 As s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a multifunctional special multiplier for hardware in an FPGA. In the multiplier, the input end of a front adder receives first serial and parallel data of the FPGA chip, and the output end of the front adder is connected with the input end of a multiplication computation unit; the output end of the multiplication computation unit is connected with the first input end of a back adder; the input end of a data selector receives the first serial and parallel data of the FPGA chip, and the output end of the data selector is connected with the second input end of the back adder; the input end of a carry controller receives the first serial and parallel data of the FPGA chip, and the output end of the carry controller is connected with the third input end of the back adder; one output end of the back adder outputs second serial and parallel data, and the other output end of the back adder is connected with one input end of a data matching comparator; and the other input end of the data matching comparator receives the first serial and parallel data of the FPGA chip. According to the multiplier, high-speed and high-performance multiplication operation can be realized; filter design and data comparison are realized; and especially the functions of multiplication and comparison of large-bit-width data are realized.

Description

technical field [0001] The invention relates to the technical field of integrated circuit design in the field of microelectronics, in particular to a multifunctional hardware-specific multiplier in an FPGA and an FPGA chip. Background technique [0002] FPGA is a logic device with abundant hardware resources, powerful parallel processing capability and flexible reconfigurable capability. These features make FPGA more and more widely used in data processing, communication, network and many other fields. [0003] Currently, in Field Programmable Gate Array (Field Programmable Gate Array, FPGA) applications, integrated circuits are required to have a programmable or configurable interconnection network, and logic gates are connected to each other through the configurable interconnection network. FPGAs, functioning as stand-alone chips or as a core part of a system, have been widely used in a large number of microelectronic devices. The definition of FPGA logic gates in a broa...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F7/53
CPCG06F7/5324
Inventor 何轲
Owner CAPITAL MICROELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products