Masking plate and array substrate manufacturing method
A mask plate and substrate technology, which is applied in semiconductor/solid-state device manufacturing, electrical components, electric solid-state devices, etc., can solve the problems of affecting the quality of substrate packaging, affecting product yield, and poor support effect, so as to save production costs, Reduced substrate mass and friction reduction effects
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0064] In order to simplify the manufacturing process of the OLED display panel, save the manufacturing cost, and improve the product yield, an embodiment of the present invention provides a manufacturing method of a mask plate and an array substrate. In order to make the objectives, technical solutions and advantages of the present invention clearer, the present invention will be further described in detail with reference to the following examples.
[0065] like image 3 and Figure 4As shown, the mask provided by the embodiment of the present invention includes a mask body 1 and a support structure 10. The mask body 1 has a first side surface facing the substrate 2 and a second side surface facing away from the substrate 2 during the evaporation process. On the side surface, the support structure 10 includes a plurality of support protrusions 11 disposed on the first side surface of the mask body 1 , and the surfaces of the support protrusions 11 are smooth transition surfa...
PUM
Property | Measurement | Unit |
---|---|---|
Height | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2023 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap