Unlock instant, AI-driven research and patent intelligence for your innovation.

D trigger circuit based on SOI (Silicon-On-Insulator) process

A flip-flop and circuit technology, applied in electric pulse generator circuits, logic circuits, electrical components, etc., can solve the problems of large area, large transistor area, small area, etc., to solve the possession effect, eliminate the latch-up effect, Good anti-radiation effect

Active Publication Date: 2017-12-22
SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI
View PDF3 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The advantage of the master-slave edge D flip-flop using DICE technology is that it has a small area, and the disadvantage is that it can only resist single-event flips, but not single-event transients; the advantage of D flip-flops using space redundancy technology is that it has anti-single event flips And the ability of single-event transient, the speed is very fast, but the disadvantage is that the area is too large; the master-slave edge D flip-flop combined with RC filtering and the technology of making the device in three states can resist single-event flipping and single-event transient, The disadvantage is that the area of ​​the two transistors used by the resistor is relatively large

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • D trigger circuit based on SOI (Silicon-On-Insulator) process
  • D trigger circuit based on SOI (Silicon-On-Insulator) process
  • D trigger circuit based on SOI (Silicon-On-Insulator) process

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] Below in conjunction with specific embodiment, further illustrate the present invention. It should be understood that these examples are only used to illustrate the present invention and are not intended to limit the scope of the present invention. In addition, it should be understood that after reading the teachings of the present invention, those skilled in the art can make various changes or modifications to the present invention, and these equivalent forms also fall within the scope defined by the appended claims of the present application.

[0029] Embodiments of the present invention relate to a D flip-flop circuit based on SOI technology, such as figure 1 As shown, it includes a clock signal unit, an input stage delay unit, a first double interlock storage unit, a second double interlock storage unit and an output judgment level unit, the input terminal of the clock signal unit is connected to the clock signal input terminal CK, Two output terminals are respecti...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a D trigger circuit based on a SOI (Silicon-On-Insulator) process, which comprises a clock signal unit, an input stage delay unit, a first dual-interlocked storage unit, a second dual-interlocked storage unit and an output determination stage unit. An input end of the clock signal unit is connected with a clock signal input end CK, and two output ends are provided and are respectively connected with the input stage delay unit, the first dual-interlocked storage unit and the second dual-interlocked storage unit; an input end of the input stage delay unit is connected with a data signal input end D, and an output end of the input stage delay unit is connected with the first dual-interlocked storage unit; an output end of the first dual-interlocked storage unit is connected with an input end of the second dual-interlocked storage unit through a intermediate transmission logic unit; an output end of the second dual-interlocked storage unit is connected with an input end of the output determination stage unit; and an output end of the output determination stage unit is respectively connected with a first output end Q and a second output end QN. The D trigger circuit has an anti-radiation effect, and an area can be reduced.

Description

technical field [0001] The invention relates to a D flip-flop circuit, in particular to a D flip-flop circuit based on SOI technology. Background technique [0002] In recent years, my country's aerospace industry has developed rapidly. From "Dongfanghong" to "Beidou", from Shenzhou 1 in 1999 to Shenzhou 7 in 2008, my country has successfully launched 7 Shenzhou series spacecraft, successfully realizing the Chinese space dance. From "Chang'e Flying to the Moon" to "Tiangong" exploring the "Road to Heaven" to the manned rendezvous and docking of Shenzhou 9, China's aerospace industry has gradually led the world. The further development of the aerospace industry puts forward higher requirements for the reliability of aerospace-grade integrated circuits. In order to meet the current and future challenges of the aerospace industry, the world is actively developing integrated circuits with high performance, high integration and high radiation resistance. [0003] In view of th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K3/013H03K3/35H03K19/003
CPCH03K3/013H03K3/35H03K19/00315H03K19/00338
Inventor 陈佳佳董业民袁春峰王正
Owner SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI