Fan-out packaging device

A packaging device, fan-out technology, applied in the direction of electric solid device, semiconductor device, semiconductor/solid state device parts, etc. Good thermal conductivity, improved packaging accuracy, and beneficial effects on heat dissipation

Inactive Publication Date: 2018-01-09
NANTONG FUJITSU MICROELECTRONICS
View PDF5 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The inventors of the present invention have found in the long-term research process that the above-mentioned fan-out packaging method directly connects the chip to the packaging substrate, and the node spacing of the packaging substrate is relatively large, which cannot be used for high-precision chips; secondly, in the fan-out packaging method, due to When the plastic film is used,

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fan-out packaging device
  • Fan-out packaging device
  • Fan-out packaging device

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0028] see figure 1 , figure 1 It is a schematic flowchart of an embodiment of the fan-out packaging method of the present invention, and the method includes:

[0029] S101: Provide an interposer and a packaging substrate, the interposer includes a base and a wiring area on one side of the base, wherein the base is formed with a hole, the hole includes a conductive layer, and the wiring area is electrically connected to one end of the conductive layer in the hole; the packaging substrate includes A silicon wafer base layer, a pad and a first re-wiring layer, the pad is arranged on one side of the silicon wafer base layer, and the first re-wiring layer is arranged on the other side of the silicon wafer base layer, wherein the pad and the first re-wiring layer are Layer electrical connection;

[0030] In an application scenario such as figure 2 shown, figure 2 for figure 1 A schematic structural diagram of an embodiment of the interposer. The intermediate board used in t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a fan-out packaging device, which comprises an intermediate board, a packaging substrate and a chip, wherein the intermediate board comprises a substrate and a routing area located at one side of the substrate; a hole is formed in the substrate and comprises a conductive layer; the routing area is electrically connected with one end of the conductive layer in the hole; thepackaging substrate comprises a silicon wafer base layer, a bonding pad and a first rerouting layer; the bonding pad is arranged at one side of the silicon wafer base layer; the first rerouting layeris arranged at the other side of the silicon wafer base layer, wherein the bonding pad is electrically connected with the first rerouting layer; the chip is electrically connected with the routing area of the intermediate board; the packaging substrate is electrically connected with the other end of the conductive layer, so that the chip is electrically connected with the bonding pad of the packaging substrate. According to the fan-out packaging device, the fan-out package accuracy can be improved and the chip is prevented from shifting.

Description

technical field [0001] The invention relates to the technical field of semiconductor packaging, in particular to a fan-out packaging device. Background technique [0002] With the development of semiconductor technology, the size of the chip is getting smaller and smaller, and the density of I / O (input / output) pins on the surface of the chip is getting higher and higher. High density I / O pins fan out to low density package pins. [0003] At present, the existing fan-out packaging method includes the following process: providing a carrier board, attaching a layer of double-sided adhesive film on the carrier board, attaching the front side of the chip to the adhesive film, plastic sealing the chip, and peeling off the adhesive film. Film and carrier board, forming rewiring layer, ball planting, and dicing on the front side of the chip. [0004] The inventors of the present invention have found in the long-term research process that the above-mentioned fan-out packaging metho...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L23/488H01L23/373
Inventor 俞国庆
Owner NANTONG FUJITSU MICROELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap