Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A kind of qfn chip pcb packaging method and pcb board

A packaging method and PCB board technology, which is applied in the direction of assembling printed circuits with electrical components, semiconductor/solid-state device components, semiconductor devices, etc., can solve problems such as poor welding, achieve low cost, solve the problem of poor welding, and be easy to implement Effect

Active Publication Date: 2021-06-22
QINGDAO HAIER SMART TECH R & D CO LTD +1
View PDF12 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] The invention provides a QFN chip PCB packaging method, which solves the problem of poor welding mentioned in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A kind of qfn chip pcb packaging method and pcb board
  • A kind of qfn chip pcb packaging method and pcb board
  • A kind of qfn chip pcb packaging method and pcb board

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0036] In order to make the objects, technical solutions and advantages of the present invention, the present invention will be further described in detail below with reference to the accompanying drawings and examples.

[0037] The QFN chip PCB package method of the present invention and a PCB plate designed according to this method are provided with a pad for welding QFN chips, the pad including an intermediate pad and a plurality of leads in the intermediate pad. Foot pad. The present invention can thoroughly solve the problem of welding when the pin of the chip is connected to the PCB intermediate pad, but also guarantees that the performance of the chip itself is unaffected, thereby improving the reliability of the product and reducing market adverseity.

[0038] The QFN chip PCB package method of this embodiment includes the following steps, see figure 1 Indicated.

[0039] Step S1: Determine the pin pad that is electrically connected to the intermediate pad, electrically co...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a QFN chip PCB packaging method and a PCB board. The method includes: determining a pin pad that needs to be electrically connected to an intermediate pad, and electrically connecting the pin pad and the intermediate pad through a wiring layer; Adjust the size of the solder mask of the pin pad electrically connected to the middle pad or / and the size of the solder mask of the middle pad so that the distance between the solder mask of the pin pad and the solder mask of the middle pad ≥ Set the distance. The QFN chip PCB packaging method and the PCB board of the present invention solve the problem of poor soldering of the QFN chip in the reflow soldering process, ensure that the performance of the chip itself is not affected, ensure the stability of the chip work and the heat dissipation effect, and improve product reliability. Reduce the defective rate in the market; and the method is simple, easy to realize, without adding additional material costs, and low in cost.

Description

Technical field [0001] The present invention belongs to the field of PCB packaging, in particular, to a PCB packaging method and a PCB plate of a QFN chip. Background technique [0002] In recent years, due to the QFN package (Quadflat no-Lead package, square flat-free packages) has good electrical and thermal performance, small size, light weight, and its application is rapid growth. [0003] The bottom of the QFN element has a welding end of the bottom surface, has a large area of ​​bare welding in the center to heat the heat, surrounding the periphery of the large weld, there is an I / O pad (pin), I / O welding end of electrical connection. There are two types: one side of only the bottom of the element is exposed, and the other portions are packaged within the component; the other weld end has a portion of the side of the component. [0004] When the PCB design is performed using the standard QFN chip package, when the pin of the QFN chip is connected to the bare pad in the ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H05K3/34H01L23/498
Inventor 虞朝丰谢军王堃徐文冰吴远刚
Owner QINGDAO HAIER SMART TECH R & D CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com