Gating switch circuit and memory containing same
A strobe switch and circuit technology, applied in the field of memory, can solve the problems of large on-resistance, slow reading speed, long charging time, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0024] Figure 4 It is a schematic structural diagram of a gating switch circuit provided in Embodiment 1 of the present invention. This embodiment is applicable to comparing the drain terminal of the storage unit through the gating switch circuit to conduct the current when the flash memory is read. path between the input terminals of the device. see Figure 4 , the gating switch circuit provided in this embodiment specifically includes the following:
[0025] Storage unit connection terminal COL , read switch tube 110, programming switch tube 120, read input terminal SENBL and programming input terminal PGMBL, the quantity of read switch tube 110 is one, and the read input terminal SENBL is connected to the storage unit connection end COL through the read switch tube 110 connected for receiving the read control signal YA_S on the Turn on the connection terminal COL of the memory cell and read input SENBL;
[0026] Among them, the storage unit connection terminal COL ...
Embodiment 2
[0030] Image 6 A schematic structural diagram of a gating switch circuit provided by Embodiment 2 of the present invention. This embodiment is further optimized on the basis of Embodiment 1. Refer to Image 6 As shown, the gating switch circuit specifically includes:
[0031] Storage unit connection terminal COL, read switch tube 110, programming switch tube 120, read input terminal SENBL and programming input terminal PGMBL, the number of read switch tube 110 is one, read input terminal SENBL passes through read switch tube 110 and The storage unit connection terminal COL is connected, and is used to turn on the storage unit connection terminal COL and the read input terminal SENBL when receiving the read control signal YA_S;
[0032] Further, the gate switch circuit further includes a discharge switch tube hn1, and the storage unit connection terminal COL is grounded through the discharge switch tube hn1, which is used for controlling the discharge signal down to ...
Embodiment 3
[0038] Figure 8 A structural schematic diagram of a memory provided for Embodiment 3 of the present invention, specifically including: a storage unit 300, a gate switch circuit 310 and a current comparator 320, wherein the gate switch circuit 310 adopts the gate switch circuit provided by any of the above-mentioned embodiments , through the gate switch circuit provided by any of the above embodiments, the memory has a faster reading speed.
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


