Two-level pipeline architecture based on RISC-V instruction set

A RISC-V, two-level pipeline technology, applied in the direction of concurrent instruction execution, program control design, instruments, etc., can solve the problems of high cost of ARM commercial architecture core authorization, inability to carry enough instruction codes, and low processor performance. Achieve the effect of reducing the cost of architecture authorization, improving accuracy and improving performance

Pending Publication Date: 2019-01-04
NUCLEI SYST TECH
View PDF1 Cites 26 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0013] 1. The licensing cost of the ARM commercial architecture core is too high
[0014] 2. Low processor performance
[0015] 3. Since there is no cache but only ITCM, if enough in

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Two-level pipeline architecture based on RISC-V instruction set
  • Two-level pipeline architecture based on RISC-V instruction set
  • Two-level pipeline architecture based on RISC-V instruction set

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the drawings in the embodiments of the present invention.

[0046] The present invention provides a two-level pipeline architecture based on RISC-V instruction set. The working principle is to reduce the cost of the processor core architecture and improve the performance of the processor by adopting the two-level pipeline architecture in the processor core.

[0047] The present invention will be described in further detail below in conjunction with examples and specific implementation methods.

[0048] Such as Figure 1-Figure 7 As shown, a two-level pipeline architecture based on the RISC-V instruction set, the architecture includes: an instruction fetch unit (IFU: Instruction Fetch Unit), an execution unit (EXU: Execution Unit), a data read and write unit (LSU: load store unit), long pipeline data processing unit (Long Pipes), exten...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a two-level pipeline architecture based on an RISC-V instruction set, including a fetch instruction unit, an execution unit, a data read-write unit, a long pipeline data procesunit, an extended Acceleration Interface Coprocessor, Write-back integer general-purpose registers and bus interface units, wherein the instruction fetching unit fetches the instruction and sends theinstruction to the execution unit through the IR register, the PC value of the instruction is sent to the execution unit through the PC register, the execution unit decodes and dispatches the instruction according to the received instruction and the instruction PC value, the execution unit reads and writes back the integer general register through the decoded operand register index, the executionunit dispatches instructions to each transport module for operation, the execution unit writes back the result of the instruction operation to the write-back integer general register, the bus interface unit is used for auxiliary instruction transmission, and the two-stage pipeline architecture is adopted in the processor core, so as to reduce the cost of the processor core architecture and improve the performance of the processor.

Description

technical field [0001] The invention relates to a low-power processor core architecture, in particular to a two-stage pipeline architecture based on a RISC-V instruction set. Background technique [0002] In the traditional classification of computer architecture, processor applications are divided into three fields, namely: server field, PC field and embedded field. At present, in the field of servers and PCs, the x86 architecture is a well-deserved giant, and no instruction set architecture can shake its monopoly position. In recent years, with the further development of various new technologies, the embedded field itself has been developed into several different subfields. First of all, with the development of smartphones (Mobile Smart Phone) and handheld devices (Mobile Device), the mobile field has gradually developed into an independent field that can match or even surpass the PC field. It is mainly composed of ARM's Cotex-A series processor architecture. monopolized...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/38
CPCG06F9/3867
Inventor 胡振波
Owner NUCLEI SYST TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products