A signal processing system with dual processing nodes based on arria10 FPGA

A signal processing and processing node technology, applied in the field of signal processing, can solve the problems of high data processing density, large storage capacity and high transmission rate interconnection characteristics of signal processing systems, etc., and achieve fast transmission rate, large storage capacity, external Interconnect flexible effects

Active Publication Date: 2021-08-17
BEIJING INSTITUTE OF TECHNOLOGYGY
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, the current signal processing systems based on the above-mentioned high-performance FPGAs, especially the Arria10 series FPGAs, generally only have one processing node, even if a single FPGA is used, it cannot meet the high data processing density, large storage capacity, and high capacity of the signal processing system. The requirements for transmission rate and flexible interconnect characteristics

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A signal processing system with dual processing nodes based on arria10 FPGA
  • A signal processing system with dual processing nodes based on arria10 FPGA
  • A signal processing system with dual processing nodes based on arria10 FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The present invention will be described in detail below with reference to the accompanying drawings and examples.

[0028] The present invention provides a signal processing system based on Arria10 FPGA's dual processing nodes, its specific structure is as follows figure 1 As shown, the signal processing system includes two identical processing nodes.

[0029] Each processing node is composed of an FPGA chip and a fourth-generation double-rate synchronous dynamic random access memory DDR4 and QSFP optical module connected to the FPGA chip; the FPGA chips of the two processing nodes are connected through 8 pairs of high-speed XCVR buses.

[0030] The total processing capacity of two FPGAs can reach 30GFLOPs, and the maximum capacity of a single board is 16GB DDR4. Each FPGA is connected with two DDR4 controllers for data transmission and storage. Each controller controls a 4GB DDR4 bus, and the DDR4 controller supports the highest The clock frequency is 1200MHz, and the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a signal processing system with dual processing nodes based on Arria10 FPGA, which has the advantages of high processing density, large storage capacity, fast transmission rate, and flexible external interconnection. The signal processing system includes two identical processing nodes; Each processing node is composed of an FPGA chip and a cache DDR4 and QSFP optical module connected to the FPGA chip; the FPGA chips of the two processing nodes are connected through 8 pairs of high-speed XCVR buses; the signal processing system has 7 VPX connectors, respectively for: P 0 ,P 1 ,P 2 ,P 3 ,P 4 ,P 5 and P 6 ;The signal processing system is connected to the external main control board through the VPX connector, and the data transmission between the signal processing system and the external main control board and between the two processing nodes inside the signal processing system is realized through the exchange chip of the three major protocols. The switching chip refers to the serial fast input and output SRIO switching chip, the peripheral component interface PCI switching chip and the Ethernet switching chip.

Description

technical field [0001] The invention relates to the technical field of signal processing, in particular to a signal processing system based on Arria10 FPGA with dual processing nodes. Background technique [0002] Since the 20th century, with the rapid development of intelligent information technology and highly integrated chip technology, real-time signal processing technology has been iteratively updated, and has been widely used in various fields such as radar data processing, aerospace industry control, and artificial intelligence communication. The main functions of real-time signal processing technology include the acquisition, extraction, conversion, filtering, identification and other processing of digital and analog signals to obtain the signal form required by the project. However, the traditional signal processing platform has gradually been unable to meet the increasingly large processing requirements, and the real-time signal processing system architecture is in...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F15/17
CPCG06F15/17
Inventor 胡善清郭丰睿于嘉程
Owner BEIJING INSTITUTE OF TECHNOLOGYGY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products