A full customization method and system for a digital-analog hybrid chip asynchronous circuit

A digital-analog hybrid and asynchronous circuit technology, applied in the electronic field, can solve the problems of small quantity, high authorization fee, design cost, trial and error cost, error correction cost, and expensive test cost, etc.

Active Publication Date: 2019-04-26
佛山中科芯蔚科技有限公司
View PDF4 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, there are many problems in the semi-custom design based on synchronous circuits in the prior art, such as: (1) In order to meet various application requirements as much as possible, the design cost, trial and error cost, error correction cost, and testing cost of standard cell library and standard IO library The cost is expensive, so the authorization fee is relatively high. For products that are not in large quantities but have market demand, they can only be discouraged.
(2) In the application requirements of multiple voltage domains, generally only the standard cell library of the lowest voltage domain is provided, which cannot meet the requirements of standard cell libraries of other voltage domains
(3) For special application requirements, only relatively few logic units and IO units are required, but due to the unchangeability

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A full customization method and system for a digital-analog hybrid chip asynchronous circuit
  • A full customization method and system for a digital-analog hybrid chip asynchronous circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0077] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0078] It should be noted that the semi-custom design method in this application is a design method relative to the full-custom design method. For the convenience of understanding, some concepts involved in this application are explained as follows:

[0079] Synchronous circuit: The clock input terminals of all flip-flops are connected to the same clock pulse source, so the state changes of all flip-flops are synchronized with the input clock pulse signal.

[...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a full customization method and system for a digital-analog hybrid chip asynchronous circuit. the method includes: based on a process for determining design indexes based on adigital-analog hybrid chip, establishing a digital unit library meeting a preset condition, wherein the number of the digital units contained in the digital unit library is minimum; designing a circuit schematic diagram of the digital-analog hybrid chip based on a digital unit library and a component library; and performing automatic layout and wiring on the digital circuit module of the asynchronous circuit structure by adopting a synchronous circuit automatic layout and wiring tool to obtain a layout, and performing circuit analog simulation on the layout hierarchical netlist containing parasitic parameters and the simulation model after determining that the layout meets a design rule and the layout is consistent with a circuit schematic diagram. According to the invention, the design cycle and workload of establishing the digital unit library are reduced by establishing the digital unit library with the least number of digital units; Based on a digital cell library, a synchronous circuit automatic layout and wiring tool is adopted to perform automatic layout and wiring on the digital circuit module of the asynchronous circuit structure so as to improve the wiring efficiency.

Description

technical field [0001] The invention relates to the field of electronic technology, and more specifically, to a method and system for fully customizing an asynchronous circuit of a digital-analog hybrid chip. Background technique [0002] A digital-analog hybrid chip is generally composed of an analog circuit module, a digital circuit module, an input / output (I / O) module, a storage module, and the like. Among them, the analog circuit modules include: analog-to-digital converters, digital-to-analog converters, phase-locked loops, oscillators, voltage regulators, comparators, operational amplifiers, and bandgap references. Digital circuit modules include: digital core, protocol interface module, timing module, watchdog, etc. Storage modules include: one-time programming (OTP), multiple programming (MTP), random access storage (RAM), read-only storage (ROM), flash memory (Flash), etc. [0003] At present, the digital-analog hybrid chip mainly adopts the combination of full cu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F17/50
CPCG06F30/36Y02D10/00
Inventor 陆有威陈岚
Owner 佛山中科芯蔚科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products