Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Radio frequency chip system-level package structure with sealed casing made of metal and process thereof

A technology of system-level packaging and airtight housing, applied in the field of semiconductors, can solve problems such as high cost and complex implementation, and achieve the effects of airtightness, electromagnetic shielding, and circuit interconnection

Active Publication Date: 2019-07-12
浙江集迈科微电子有限公司
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] However, in practical applications, TSVs for wire bonding and electromagnetic shielding and silicon cavities for embedded chips are required to form a system-in-package structure. These two processes are not only complicated to implement, but also extremely costly. a challenge

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Radio frequency chip system-level package structure with sealed casing made of metal and process thereof
  • Radio frequency chip system-level package structure with sealed casing made of metal and process thereof
  • Radio frequency chip system-level package structure with sealed casing made of metal and process thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0049] Embodiment 1, with reference to attached Figure 1-3 .

[0050] The present invention provides a radio frequency chip system-in-package structure with a metal airtight casing, including a base wafer 201 and a cover wafer 101, and the base wafer 201 and the cover wafer 101 are bonded together through a wafer-level process.

[0051] Both the outer surfaces of the base wafer 201 and the cover wafer 101 are provided with an insulating layer, and the middle part of the base wafer 201 is provided with a TSV layout area, and a plurality of TSV holes 203 arranged in parallel are provided in the TSV layout area. The hole 203 runs through the base wafer 201 in the thickness direction, copper is cast in the TSV hole 203 to form a TSV copper column, an upper RDL structure 204 is provided on the upper surface of the hole layout area, and a lower RDL structure 205 is provided on the lower surface of the hole layout area , the upper and lower ends of the TSV copper pillar are respect...

Embodiment 2

[0065] Embodiment 2, with reference to attached Figure 4-6 .

[0066] In this embodiment, the cover plate metal part 102 is a metal wall, and other implementation modes of this embodiment are the same as those in Embodiment 1.

Embodiment 3

[0067] Embodiment 3, with reference to attached Figure 7-9 .

[0068] In this embodiment, the base metal part 202 is a single row of metal pillars, and the arrangement direction of the metal pillars is perpendicular to the width direction of the metal wall. Other implementation modes of this embodiment are the same as those of Embodiment 2.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention provides a radio frequency chip system-level package structure with a sealed casing made of metal. The structure comprises a base wafer and a cover plate wafer. The base wafer and the cover plate wafer are bonded together by a wafer-level process, and the outer surfaces of the base wafer and the cover plate wafer are provided with insulating layers. The middle of the base wafer is provided with a TSV hole arrangement area which is internally provided with a plurality of TSV holes arranged in parallel, and the TSV holes penetrate the base wafer in the thickness direction. TSV copper columns are formed in the TSV holes by casting copper, an upper surface of the TSV hole arrangement area is provided with an upper RDL structure, and a lower surface of the TSV hole arrangement area is provided with a lower RDL structure. Upper and lower ends of the TSV copper columns are connected to the upper RDL structure and the lower RDL structure, an upper surface of the upper RDL structure is connected to a functional chip, and the base wafer is provided with a base metal piece outside the hole arrangement area. The invention also provides a package process of the above structure. Making TSV and cavity structures is not needed, and the structure is suitable for mass production.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a radio frequency chip system-level packaging structure in which a metal airtight casing is used. Background technique [0002] Microwave and millimeter wave radio frequency integrated circuit technology is the foundation of modern national defense weaponry and Internet industry. Millimeter-wave radio frequency integrated circuits also have huge actual needs and potential markets. [0003] In the context of the post-Moore's Law era, it has become more difficult to increase integration through the traditional way of reducing the size of transistors. The current electronic system is developing in the direction of miniaturization, diversification, and intelligence, and will eventually form a highly integrated and low-cost comprehensive electronic system that integrates multiple functions such as perception, communication, processing, and transmission. The core technology of...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L23/10H01L23/552H01L21/48H01L21/52
CPCH01L21/4817H01L21/4857H01L21/52H01L23/10H01L23/552H01L2224/73253
Inventor 冯光建郑赞赞王永河马飞程明芳郭丽丽郁发新
Owner 浙江集迈科微电子有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products