Unlock instant, AI-driven research and patent intelligence for your innovation.

Manufacturing method of trench double-layer gate mosfet

A manufacturing method and double-layer gate technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as inability to ensure complete filling, affect the stability of the first contact hole, and affect product quality. Reduce, reduce the thickness of the oxide layer, improve the effect of product quality

Active Publication Date: 2021-11-09
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0044] Although the existing second method does not need to use a single photolithography process to protect the top of the source extraction trench before performing the etching back of the inter-polysilicon oxide layer 205; however, since the width of the source extraction trench 202b is enlarged, After the second polysilicon layer 207 is filled in step five, a gap region will be formed on the top of the source extraction trench 202b, and the gap region will increase after the second polysilicon layer 207 is etched back, which will make the growth in step seven After the metal lower dielectric layer 208, it cannot be guaranteed that the metal lower dielectric layer 208 will completely fill the gap area at the top of the source extraction trench 202b, which will affect the stability of the subsequent first contact hole, thereby affecting the quality of the product

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing method of trench double-layer gate mosfet
  • Manufacturing method of trench double-layer gate mosfet
  • Manufacturing method of trench double-layer gate mosfet

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0080] Such as image 3 As shown, it is a flow chart of the manufacturing method of the trench type double-layer gate MOSFET according to the embodiment of the present invention; as shown in Fig. 4A to Figure 4H Shown is a schematic diagram of the device structure in each step of the method of the embodiment of the present invention; the manufacturing method of the trench type double-layer gate MOSFET of the embodiment of the present invention includes the following steps:

[0081] Step 1, such as Figure 4A As shown, a plurality of trenches are formed on the semiconductor substrate 1 by photolithography definition plus etching process, the trenches include a plurality of gate trenches 2a and at least one source extraction trench 2b, and the gate trenches 2a are formed In the device unit area, the source extraction trench 2b is located outside the device unit area, the source extraction trench 2b communicates with each of the gate trenches 2a, and the source extraction trenc...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for manufacturing a trench-type double-layer gate MOSFET, comprising the steps of: forming a plurality of trenches, the trenches including a plurality of gate trenches and at least one source extraction trench; forming a bottom dielectric layer and a source polysilicon ; use HDP CVD deposition plus etching process to form an inter-polysilicon oxide layer; form a gate dielectric layer; perform polysilicon deposition to form a second polysilicon layer; etch back the second polysilicon layer, and fill it after etching back The second polysilicon layer in the gate trench forms the polysilicon gate, and the remaining second polysilicon layer is also reserved on the side of the source extraction trench; the dielectric layer under the metal is grown, and the growth thickness is greater than the target thickness, and the dielectric layer under the metal is grown. The growth thickness of the layer is sufficient to completely fill the gap region in the source extraction trench; perform wet etching to reduce the thickness of the dielectric layer under the metal to the target thickness; step 9, etch to form the opening of the contact hole and fill it with metal. The invention can reduce the process cost and improve the product quality.

Description

technical field [0001] The invention relates to a method for manufacturing a semiconductor integrated circuit, in particular to a method for manufacturing a trench type double-layer gate MOSFET. Background technique [0002] The existing first manufacturing method of trench double-layer gate MOSFET: [0003] Such as Figure 1A to Figure 1F Shown is a schematic diagram of the device structure in each step of the existing first trench type double-layer gate MOSFET manufacturing method; the existing first trench type double-layer gate MOSFET manufacturing method includes the following steps: [0004] Step 1, such as Figure 1A As shown, a plurality of trenches 102 are formed on a semiconductor substrate 101 by photolithography definition plus etching process, and the trenches 102 include a plurality of gate trenches and at least one source extraction trench, and the gate trenches are formed in In the device unit area, the source extraction trench is located outside the device...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/28H01L21/768
CPCH01L21/76897H01L29/401
Inventor 顾昊元蔡晨
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP