Burr-free asynchronous reset TSPC type D trigger with scanning structure

An asynchronous reset, glitch-free technology, applied in the direction of pulse generation, electrical components, electrical pulse generation, etc., to eliminate glitches and glitch power consumption, small internal data delay, and low overhead.
CN110677142APending Publication Date: 2020-01-10NAT UNIV OF DEFENSE TECH

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
NAT UNIV OF DEFENSE TECH
Publication Date
2020-01-10

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a burr-free asynchronous reset TSPC type D trigger with a scanning structure. The trigger comprises an enable circuit, a first-stage anti-phase logic, a second-stage anti-phaselogic, a third-stage anti-phase logic and a fourth-stage anti-phase logic, the enable circuit outputs an enable signal SE and a reverse signal SEN of the enable signal SE; the first-stage anti-phaselogic outputs a signal ml _ a according to the output of the enable circuit, a scanning signal SI, a data input D, a reset signal R and a clock CP; the second-stage anti-phase logic generates a signalml _ b from the input signal ml _ a under the control of the clock CP, the third-stage anti-phase logic generates a signal s1 _ a from the input signal ml _ b under the control of the clock CP and the reset signal R, and the fourth-stage anti-phase logic inverts the signal s1 _ a to output a signal Q; according to the invention, the burr problem and the power consumption loss can be effectively overcome, the high working speed and the small area are maintained, the general adaptability is improved, and the trigger is suitable for the design of a high-performance microprocessor.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to a high-speed master-slave D flip-flop in the field of high-performance integrated circuit design, in particular to a burr-free asynchronous reset TSPC (True Single Phase Clock, true single-phase clock) type D flip-flop with scanning structure. Background technique

[0002] Since the advent of CMOS integrated circuit technology, flip-flops have always been one of the core components of digital integrated circuits. They are the basic units for implementing sequential logic such as pipelines, state machines, counters, and register files. Their speed directly affects the performance of circuits and chips. There are many types of D flip-flops, which are divided into RS flip-flops, JK flip-flops, D flip-flops, T flip-flops and other functional types; according to different circuit structures, they are divided into master-slave structure, sensitive amplifier structure and maintaining blocking structure etc. Among them, the D flip-flo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More