Unlock instant, AI-driven research and patent intelligence for your innovation.

Dynamic adjustment method of lvds video interface based on fpga

A dynamic adjustment and video interface technology, applied in the field of data interface, can solve the problems of LVDS data sampling point position offset, display terminal data error, characteristic parameter change, etc., and achieve low bit error rate, low cost, and high adjustment efficiency Effect

Active Publication Date: 2022-01-25
CHENGDU GUOYI ELECTRONICS TECH CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

General-purpose display terminals such as mobile phones and monitors can work normally at room temperature, but because the characteristic parameters will change with external environmental conditions, such as temperature fluctuations, the position of the sampling point of the LVDS data will shift, resulting in the data received by the display terminal. error
[0003] The solution is generally based on software and hardware. In terms of hardware, PCB layout usually follows certain standards during circuit layout design (such as strictly following the same length of LVDS traces to avoid LVDS phase inconsistency), but Under special conditions, if the temperature of the clock chip fluctuates too much, it may not be enough to rely solely on the length of the hardware wiring at this time. It is urgent to combine software methods, use FPGA programmable logic, and implement internal delay configurations to achieve extreme environments. Can still get error-free video data, in order to achieve the video interface solution required by the user

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Dynamic adjustment method of lvds video interface based on fpga

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] The present invention will be further described below in conjunction with the accompanying drawings.

[0021] This application scheme is mainly completed by the built-in delay control unit of FPGA (Field Programmable Logic Gate Array). LVDS (Low Voltage Differential Signaling) is a differential signal technology with low power consumption, low bit error rate, low crosstalk and low radiation. , this transmission technology can reach more than 155Mbps. The core of LVDS technology is to use extremely low voltage swing high-speed differential transmission data, which can realize point-to-point or point-to-multipoint connection. The transmission medium can be copper PCB connection , it can also be a balanced cable) interface data generally adopts the internal synchronization method for data synchronization, and the FPGA can dynamically adjust the delay value of the delay unit by judging the content of the synchronization header to achieve accurate data reception. There are a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an FPGA-based LVDS video interface dynamic adjustment method, and relates to the technical field of data interfaces. The adjustment method includes the following steps: FPGA is powered on and initialized, and a delay time is set to search for a line synchronization head; the line synchronization head is found, and at the same time Use the delay time set by the current delay control unit as the initial delay value of the unit, continue to adjust the set delay time, if the line synchronization head cannot be found, stop the increase of the set delay time, and simultaneously set the delay time The set delay time is used as the end delay value of the unit, and enters the delay value calculation state; calculates the middle point position between the end delay value and the initial delay value; controls the delay control unit to adjust and adjust to the end It is completed when the middle point between the delay value and the initial delay value is reached. The invention solves the problem that the LVDS video data receiving loss or error is avoided by dynamically adjusting the internal delay value when the external environment changes; the adjustment time is short, and the work of the subsequent image processing module is avoided.

Description

technical field [0001] The invention relates to the technical field of data interfaces, in particular to an FPGA-based LVDS video interface dynamic adjustment method. Background technique [0002] With the progress of science and technology, the development of video interface technology is constantly highlighting its importance. At present, there are various and rich forms of video interfaces, which are widely used in monitors, mobile phone screens and other common interface forms of various display terminals. Most of them are LVDS data transmission interfaces, which fully meet the daily viewing needs and operating experience of audience users. General-purpose display terminals such as mobile phones and monitors can work normally at room temperature, but because the characteristic parameters will change with external environmental conditions, such as temperature fluctuations, the position of the sampling point of the LVDS data will shift, resulting in the data received by th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04N5/04H04N5/765
CPCH04N5/04H04N5/765
Inventor 邓贵军
Owner CHENGDU GUOYI ELECTRONICS TECH CO LTD