Internet bus unit, data transmission method, wishbone Internet module and chip

A bus unit and Internet technology, applied in the SOC field, can solve the problem of low bus utilization, and achieve the effects of simplifying the design difficulty, improving the bus utilization, and increasing the frequency of the clock signal
CN111435340AActive Publication Date: 2020-07-21ZHUHAI JIELI TECH
3 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
ZHUHAI JIELI TECH
Publication Date
2020-07-21

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides an internet bus unit, a data transmission method, a wishbone Internet module and a chip. The internet bus unit comprises a cache unit, a selection unit, a processing unit and acontrol unit. The cache unit is used for caching host transmission request data output by a request output end of a host under the control of a clock signal; the selection unit is used for connectingone of the first transmission path and the second transmission path according to the cache state of the cache unit and a first response signal output by an arbitration circuit in the wishbone internetmodule; the processing unit is used for outputting a second response signal to the host according to the cache state of the cache unit and the first response signal; and the control unit is used fordetermining whether to control the cache data in the cache unit to remain unchanged or not according to the cache state of the cache unit and the first response signal. According to the invention, a better bus utilization rate can be realized, and higher clock signal frequency can be realized.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of SOC (system on a chip), in particular to an Internet bus unit and a data transmission method, a wishbone Internet module and a chip. Background technique

[0002] The wishbone bus protocol was first proposed by Silicore, and is currently maintained by the OpenCores organization. The advantages of Wishbone are that it is open, free, and has many free IP cores, and it is simple, flexible, and lightweight, and is especially suitable for small The interconnection between IPs, the wishbone bus protocol supports point-to-point, shared bus, crossbar (Crossbar) and interconnection based on switch fabric (Switch fabric), the Wishbone bus specification is a "lightweight (Lightweight)" specification, it actually It focuses more on point-to-point interconnection and low-complexity shared bus system-on-chip interconnection, which supports typical data operations, including: single read / write operations, block read / wri...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More