Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Three-dimensional stacked gate-all-around transistor and its preparation method

A three-dimensional stacking, transistor technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, nanotechnology for information processing, etc., can solve problems such as low integration and low process stability, and avoid concave cavities. , the effect of large on-state current density and good high-frequency characteristics

Active Publication Date: 2022-06-24
SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0015] In view of the above-mentioned shortcomings of the prior art, the purpose of the present invention is to provide a three-dimensional stacked gate-all-round transistor and its preparation method, which are used to solve the problems of low process stability and low integration in the preparation of gate-all-round transistors in the prior art. low problem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Three-dimensional stacked gate-all-around transistor and its preparation method
  • Three-dimensional stacked gate-all-around transistor and its preparation method
  • Three-dimensional stacked gate-all-around transistor and its preparation method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0060] The embodiments of the present invention are described below through specific specific examples, and those skilled in the art can easily understand other advantages and effects of the present invention from the contents disclosed in this specification. The present invention can also be implemented or applied through other different specific embodiments, and various details in this specification can also be modified or changed based on different viewpoints and applications without departing from the spirit of the present invention.

[0061] see Figure 15 to Figure 48 . It should be noted that the diagrams provided in this embodiment are only to illustrate the basic concept of the present invention in a schematic way, so the diagrams only show the components related to the present invention rather than the number, shape and the number of components in the actual implementation. For dimension drawing, the type, quantity and proportion of each component can be changed at ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
depthaaaaaaaaaa
Login to View More

Abstract

The present invention provides a three-dimensional stacked gate-all-around transistor and a preparation method thereof. The method includes: 1) providing an SOI substrate with grooves formed in its insulating layer; Semiconductor nanowire structure; 3) Rounding and thinning the semiconductor nanowire structure; 4) Forming a fully enclosed gate dielectric layer and gate electrode layer on the surface of the semiconductor nanowire; 5) Using the gate electrode layer as a mask, ions Implanting to form a source region and a drain region; 6) removing the gate dielectric layer outside the gate electrode layer; 7) forming a source electrode and a drain electrode in the source region and the drain region. The invention adopts the gate electrode layer as a mask to carry out the self-alignment implantation of the source region and the drain region, which can effectively improve the process stability and implantation precision. The invention does not need isotropic wet etching when preparing semiconductor nanowires, and can effectively avoid the generation of concave cavities. The invention can effectively improve the integration degree of devices.

Description

technical field [0001] The invention belongs to the field of semiconductor integrated circuit design and manufacture, in particular to a three-dimensional stacked gate-all-around transistor and a preparation method thereof. Background technique [0002] As microelectronic devices continue to shrink, it is expected that the existing FinFET technology will face a large technical bottleneck at the 5nm and 3nm nodes, and the device performance will no longer be greatly improved as the device size continues to decrease. This requires us to adopt new device technologies, such as the use of new device materials (such as strained silicon, silicon germanium, germanium, III-V semiconductors, etc.), and the use of new device structures (such as nanowire gate-all-around transistors, etc.). [0003] The nanowire gate-all-around transistor can confine the conductive channel to the center of the nanowire instead of the interface between the nanowire and the gate oxide layer, which greatly ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/335H01L29/775H01L29/423B82Y10/00B82Y40/00
CPCH01L29/775H01L29/66439H01L29/42316B82Y40/00B82Y10/00
Inventor 刘强俞文杰任青华陈治西刘晨鹤赵兰天陈玲丽王曦
Owner SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products