Packaging body forming method
A molding method and package technology, which is applied in the manufacture of electric solid-state devices, semiconductor devices, semiconductor/solid-state devices, etc., can solve the problems of limited tin climbing height, smaller external pin size, and side etching, so as to avoid over-etching Serious side erosion, guaranteed size and appearance, and high tin-climbing height requirements
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0040] to combine Figure 1 to Figure 7 As shown, a package molding method of the present invention includes the following steps:
[0041] (1) Etching the substrate
[0042] to combine figure 2 As shown, the substrate is etched to obtain several packaging units 100 , specifically, the front and back surfaces of the metal substrate are etched, and several packaging units 100 are obtained after etching. Each packaging unit 100 includes a base island 110 and pins 120; the number of pins 120 is multiple, and each packaging unit 100 is connected by connecting ribs 130, such as figure 2 shown. It should be noted that a single packaged product is manufactured by a single packaged unit 100 .
[0043] (2) Forming the first plating layer 101
[0044] to combine image 3 As shown, the upper surfaces of the base island 110 , the pins 120 and the connecting ribs 130 are electroplated to form the first plating layer 101 ; that is, the upper surfaces of all the packaging units 100 an...
Embodiment 2
[0061] The content of this embodiment is basically the same as that of Embodiment 1, the difference is that a method for molding a package of this embodiment further includes between step (7) and step (8): performing Deplating, that is, removing the second plating layer 102 on the lower surface of the pin 120, thereby avoiding the problem that the second plating layer 102 on the lower surface of the pin 120 is too thick or may cause uneven thickness of the second plating layer 102 on the lower surface of the pin 120 .
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


