Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Forming method of chip metal bump

A technology of metal bumps and forming methods, which is applied in the manufacture of electrical components, electrical solid devices, semiconductor/solid devices, etc., to achieve the effects of improving the quality of balls, reducing costs, and increasing the amount of tin plating

Active Publication Date: 2020-12-01
CHIPMORE TECH CORP LTD +1
View PDF7 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to provide a method for forming chip metal bumps to solve the deficiencies in the prior art. It can overcome the limitation of photoresist ability through the existing electroplating process conditions, increase the amount of electroplating tin, and make implants Large-size solder ball bumps that can only be formed with small balls, resulting in improved ball forming quality and more flexible process applications

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Forming method of chip metal bump
  • Forming method of chip metal bump
  • Forming method of chip metal bump

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0049] In this embodiment, the first electroplating layer 50 is electroplated after all the photoresist layers are formed, and after the panes are formed on all the photoresist layers, electroplating is performed in the lowermost pane. In the first electroplating layer 50 After the electroplating is formed, the metal bump 60 is formed by electroplating on the upper surface of the first electroplating layer 50 , that is, the first electroplating layer 50 and the metal bump 60 are sequentially electroplated and formed.

[0050] Specifically, such as Figure 3-9 As shown, there are three photoresist layers formed in this embodiment, namely the first photoresist layer 701, the second photoresist layer 702 and the third photoresist layer 703; correspondingly, the first photoresist layer 701, the second photoresist layer Corresponding first panes 801 , second panes 802 and third panes 803 are respectively formed on the resist layer 702 and the third photoresist layer 703 . The firs...

Embodiment 2

[0053] In this embodiment, the first electroplating layer 50 is formed by electroplating before all the photoresist layers are formed, and the metal bump 60 is formed by electroplating after all the photoresist layers are formed.

[0054] The first electroplating layer 50 is formed by electroplating in the lowermost pane before forming the last photoresist layer; the metal bump 60 is formed on the first electroplating layer 50 after all the photoresist layers are formed.

[0055] The first electroplating layer 50 can be electroplated and formed in the lowermost pane after the lowermost photoresist layer forms the pane, and formed on the upper surface and the lowermost side of the first electroplating layer 50 after forming the first electroplating layer 50. A photoresist layer is formed on the upper surface of the lower photoresist layer, and the panes formed on the photoresist layer cover the first electroplating layer 50 . Then continue to form multi-layer photoresist layers...

Embodiment 3

[0059] In the above-mentioned embodiments, the metal bumps 60 are directly formed on the first electroplating layer 50. Although they can continue to grow on other positions in the pane, due to the part of the photoresist layer exposed through the pane The seed layer is not covered so the shape of the metal bumps 60 formed at these locations is not good. In this embodiment, in order to better realize the growth of the metal bump 60, before the last photoresist layer is formed and after the first plating layer 50 is formed on the lowermost pane, the penultimate layer of photoresist The upper surface of the layer, the upper surface of the first electroplating layer 50 and the upper surface of the part of the photoresist layer exposed outward through the window pane cover the second seed layer 90; the metal bump 60 is formed after the last layer of photoresist layer forms the window pane Electroplating is formed on the upper surface of the second seed layer 90 . In this solution...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a forming method of a chip metal bump. The method comprises the following steps: providing a silicon substrate, and forming a bonding pad and a passivation layer on the upper surface of the silicon substrate; covering the upper surface of the passivation layer and the upper surface of the bonding pad with a first seed layer; sequentially forming a plurality of stacked photoresist layers on the upper surface of the first seed layer, and removing part of the photoresist layer on each photoresist layer to form a pane, wherein the size of the pane located on the upper sidein every two vertically-adjacent panes is larger than that of the pane located on the lower side, and the pane located on the upper side covers the pane located on the lower side; and forming a firstelectroplated layer on the upper surface of the first seed layer in the pane on the lowest side, forming a metal bump on the first electroplated layer, and finally forming the metal bump into a metalball by adopting a reflow process. Through the existing electroplating process conditions, the limitation of the photoresist capability is overcome, the electroplating tin amount is increased, the electroplating balling is realized, the balling quality is improved, and the cost is reduced.

Description

technical field [0001] The invention relates to the technical field of chip packaging, in particular to a method for forming chip metal bumps. Background technique [0002] Representative examples of packaging technologies include Ball Grid Array (BGA), Flip Chip, Chip Scale Package (CSP) based on area array and surface-mount packages. . [0003] Among the packaging technologies described above, chip-scale packaging is a packaging technology that can make a package as small as a developed real chip. In particular, in Wafer-Level Chip Scale Package (WLCSP), packaging is performed at the wafer level so that the cost per chip can be significantly reduced. WLCSP is a packaging technology that performs packaging and testing on the entire wafer and then cuts it to obtain a single finished chip. The size of the packaged chip is the same as that of the bare chip. Wafer-level packaging complies with the requirements of high integration and miniaturization of semiconductor devices....

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/60
CPCH01L24/03H01L24/11H01L2224/03462H01L2224/11462H01L2224/11
Inventor 黄文杰
Owner CHIPMORE TECH CORP LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com