Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Thermoelectric refrigeration method for chip-level electronic equipment

A technology for electronic equipment and thermoelectric refrigeration, which is applied in the directions of thermoelectric device parts, circuits, electrical components, etc., can solve the problems of slow progress in thermoelectric cooling technology research, insufficient application performance of heat transfer characteristics of heating electric cooling systems, etc. Electronically quiet, high reliability, small size and weight

Pending Publication Date: 2021-01-19
10TH RES INST OF CETC
View PDF11 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Due to the limitation of the performance of thermoelectric materials and the complexity of factors affecting the performance of thermoelectric cooling systems, the research on the application of thermoelectric cooling technology in the thermal management of microelectronic packaging has been slow.
The research on the heat transfer characteristics and application performance of the thermoelectric cooling system for thermoelectric cooling technology is not deep enough and perfect.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Thermoelectric refrigeration method for chip-level electronic equipment
  • Thermoelectric refrigeration method for chip-level electronic equipment
  • Thermoelectric refrigeration method for chip-level electronic equipment

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] refer to figure 1. According to the present invention, when conditions such as P-type semiconductor chip 1 and power supply permit, N bow-shaped wave-connected cooling plate conductive plates 3 are laid alternately and flatly on the space between the thermal conductor heat dissipation panel 2 and the thermal conductor cooling panel 5 according to the line interval. On the inner side wall, the thermal conductor cooling panel 5 is in close contact with the chip through the thermal interface material to absorb the heat of the pseudo-chip, and the thermal conductor cooling panel 2 is in close contact with the next-level heat sink; then the P-type semiconductor chip 1 and the N-type semiconductor chip 4. Two semiconductor materials of different polarities, P-type and N-type, are vertically fixedly connected to the two ends of the conductive plate 3 of the bow-shaped corrugated refrigerating plate, and are connected into galvanic couple pairs, and the bow-shaped corrugated th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a thermoelectric refrigeration method for chip-level electronic equipment, and aims to provide a thermoelectric refrigeration method which is high in heat dissipation efficiency and capable of removing chip hot spots. According to the technical scheme, under the conditions of a P-type semiconductor chip and power supply, N bow-shaped wave connection refrigeration sheet current-conducting plates are horizontally placed on the inner side walls of a heat sink of a heat dissipation plate and a heat conductor refrigeration panel at intervals in a staggered mode, the cold surface of the heat conductor refrigeration panel makes close contact with the chip through a heat interface material, heat of the chip is absorbed, and the heat conductor heat dissipation panel is in close contact with the next-stage heat sink mounting surface; a P-type semiconductor chip and an N-type semiconductor chip are vertically and fixedly connected to two ends of the arch-shaped wave connection refrigeration sheet conductive plate to form a P-type semiconductor material and an N-type semiconductor material which have different polarities and are connected to form a galvanic couple pair;heat is released in an integrated form of the bow-shaped wave connection thermoelectric refrigeration sheet of the multi-stage series couple pair and the chip-level electronic equipment, and is dissipated through the next-stage heat sink.

Description

technical field [0001] The invention relates to a chip heat dissipation technology in an electronic packaging device, in particular to a thermoelectric refrigeration method for chip-level electronic equipment. Background technique [0002] As electronic components continue to shrink in size and increase in speed and performance, chip-level electronics consume more power and heat flux. Excessive temperature will cause the components to bear excessive thermal expansion stress, resulting in the destruction of their structure and failure. According to statistics, more than 55% of electronic equipment failures are due to the increase in temperature, and the failure rate of electronic components increases exponentially. , which reduces the reliability of electronic equipment to varying degrees. Since the emergence of silicon integrated circuits, the integration of transistors in electronic equipment has increased by several orders of magnitude. Correspondingly, the heat generated...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L35/10H01L35/28H01L23/38H10N10/82H10N10/10
CPCH01L23/38H10N10/82H10N10/10
Inventor 赵亮
Owner 10TH RES INST OF CETC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products