Chip structure compatible with semiconductor integrated circuit cmos process and its preparation method
A technology of integrated circuit and chip structure, which is applied in the field of chip structure and its preparation, can solve the problem of low sensitivity of infrared light intensity sensing, achieve the effects of mass production, increase sensitivity, and simplify the preparation process
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0075] refer to Figure 1-Figure 8As shown, a possible embodiment of the present invention provides a chip structure compatible with the semiconductor integrated circuit CMOS process, including a substrate 100 , a circuit processing module 110 , a micro-bridge structure 300 and a suspension electrode group 500 . A circuit processing module 110 is disposed on the substrate 100 . The micro-bridge structure 300 is spaced apart from the substrate 100 through a support, and the micro-bridge structure 300 includes an infrared absorbing layer 330 and a metal electrode layer 360 . The suspended electrode set 500 is disposed between the substrate 100 and the micro-bridge structure 300 , and the suspended electrode set 500 is spaced apart from the substrate 100 . The suspension electrode group 500 includes a first suspension electrode 510 and a third suspension electrode 530 , both of the first suspension electrode 510 and the third suspension electrode 530 extend along a first directi...
Embodiment 2
[0114] refer to Figure 10-Figure 12 As shown, on the basis of Embodiment 1, another possible embodiment of the present invention provides a chip structure compatible with the semiconductor integrated circuit CMOS process, the difference is:
[0115]The suspension electrode group 500 also includes a second suspension electrode 520, which is arranged parallel to the first suspension electrode 510. The second suspension electrode 520 is used as a second gate electrode, and is symmetrically arranged on the third suspension electrode 510. opposite sides of the electrode 530. The metal electrode layer 360 also includes a second metal electrode 362 , the second metal electrode 362 is electrically connected to the second suspension electrode 520 via the second deformable beam 521 , and the second metal electrode 362 is connected to the second set connection end of the circuit processing module 110 Electrical connection; the second deformable beam 521 is heated and deformed, and the ...
Embodiment 3
[0119] refer to Figure 13 As shown, on the basis of Embodiment 1, another possible embodiment of the present invention provides a chip structure compatible with the semiconductor integrated circuit CMOS process, the difference is:
[0120] In the plurality of suspension electrode groups 500, the directions of deformation of the first deformable beam 511 and the third deformation beam 531 in each group are close to each other; among the multiple suspension electrode groups 500, the first suspension electrode 510 and the third suspension The distances between the electrodes 530 are different from each other; the circuit processing module 110 is provided with a binary conversion circuit module.
[0121] It is set that the two pendant electrodes in the pendant electrode group 500 are moved close to each other, and the distance between the two pendant electrodes in the same group is different. When absorbing the set heat, the two pendant electrodes with a relatively small distanc...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


