Unlock instant, AI-driven research and patent intelligence for your innovation.

High-efficiency PSoC chip based on SiP technology and packaging structure thereof

A chip packaging structure and high-efficiency technology, applied in CAD circuit design, electrical components, circuits, etc., can solve the problems of low integration, large overall area, and difficulty in resisting electromagnetic interference, achieve strong flexibility, and increase storage rate , taking into account the effect of bonding strength and heat dissipation performance

Pending Publication Date: 2022-02-18
JIANGSU HUACHUNG MICROSYSTEM CO LTD +1
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] At present, most of the existing systems integrating processing, control and storage in the market adopt the architecture of MCU controller + FPGA + storage or directly adopt the method of external expansion storage of FPGA with ARM processor, all of which are separated device design schemes. The overall area is large, the integration level is low, and it is difficult to resist electromagnetic interference

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-efficiency PSoC chip based on SiP technology and packaging structure thereof
  • High-efficiency PSoC chip based on SiP technology and packaging structure thereof
  • High-efficiency PSoC chip based on SiP technology and packaging structure thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] The technical solutions of the present invention will be described in detail below, but the protection scope of the present invention is not limited to the embodiments.

[0022] In order to make the content of the present invention more obvious and understandable, the following in conjunction with the attached Figure 1-Figure 4 and specific implementation methods for further description.

[0023] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0024] In this embodiment, a PSoC chip composed of a processor bare core 1, four DDR bare cores, two Flash bare cores, a dual power bus transceiver bare core 8, a power supply chip 9 and several RC discr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a high-efficiency PSoC chip based on SiP technology. The chip comprises a processor bare core, a plurality of DDR bare cores, a plurality of Flash bare cores, a dual-power bus transceiver bare core, a power supply chip and a plurality of resistance-capacitance discrete devices, and all the bare cores, the finished chips and the plurality of resistance-capacitance discrete devices are packaged into a whole through the SiP technology, so that the board area of a board card can be saved, the hardware cost is reduced, the design difficulty of the board card is reduced, and miniaturization and high integration of the embedded board card are realized; a PSoC chip packaging structure adopts an EHS-FCBGA packaging mode and comprises a heat dissipation cover, the peripheral edge of the heat dissipation cover is a first bonding area, the position, corresponding to a bare chip, of the heat dissipation cover is concaved inwards to form a special-shaped groove, and the depth of the special-shaped groove is equal to the sum of the vertical height of the highest bare chip after RDL and the thickness of heat-conducting glue; a boss is arranged at the bottom of the special-shaped groove; and the heat dissipation cover adopts a tiled special-shaped stamp mode, so that the size of the chip is reduced, and the bonding strength and the heat dissipation performance are also considered.

Description

technical field [0001] The invention relates to the technical field of digital signal processing and control chips, in particular to a high-efficiency PSoC chip based on SiP technology. Background technique [0002] With the rapid development of electronic equipment in the direction of short, light, small, thin, high reliability, high performance, high speed, and low cost, the demand for miniaturization and modularization of processing and control systems is becoming more and more urgent. Therefore, it is urgent to use multi-chip component technology to form a functional and highly reliable electronic component system by interconnecting and assembling ICs such as microprocessors, FPGAs, memory and interfaces on high-density multi-layer interconnection substrates to realize processing and Miniaturization and high-density integration of control systems. [0003] At present, most of the existing systems integrating processing, control and storage in the market adopt the archit...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F30/34H01L23/367H01L25/16H01L25/18
CPCG06F30/34H01L23/3675H01L25/16H01L25/18
Inventor 张韬齐永范国忠
Owner JIANGSU HUACHUNG MICROSYSTEM CO LTD