Unlock instant, AI-driven research and patent intelligence for your innovation.

Manufacturing method of semiconductor substrate and manufacturing method of semiconductor device

A manufacturing method and semiconductor technology, applied in the high-quality field, can solve the problems of impossible to obtain a high-quality substrate with crystal defects, complicated manufacturing process, etc.

Inactive Publication Date: 2005-11-09
SHARP KK
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Problems thus arise in which the manufacturing process becomes complicated, and furthermore, it is impossible to obtain a high-quality substrate with sufficiently reduced crystal defects as the final substrate due to the physical transformation into the amorphous state

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing method of semiconductor substrate and manufacturing method of semiconductor device
  • Manufacturing method of semiconductor substrate and manufacturing method of semiconductor device
  • Manufacturing method of semiconductor substrate and manufacturing method of semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0043] First, as shown in Figure 1(a), the single crystal silicon substrate 1 in the direction of the (111) crystal plane is cleaned according to a known method, and epitaxially grown on the silicon substrate 1 with a Ge concentration of 25 atoms at 520°C % and a strained SiGe film 2 with a film thickness of 300nm.

[0044] Next step, firstly, as shown in Fig. 1(b), hydrogen ion 3 with energy of 30KeV and 3×1016cm 2 The size ions are implanted into the silicon substrate 1, so the ion implantation range (Rp) reaches the side of the silicon substrate 1 from the interface between the SiGe film 2 and the silicon substrate 1, that is to say, the depth from the interface is 50nm. Ion implantation introduces microscopic defects 4 in the vicinity of Rp without destroying the crystal and leaving defects on the side of the substrate surface where the ions are implanted.

[0045] Then, as shown in FIG. 1(c), an annealing treatment is performed on the silicon substrate 1 at a temperature...

Embodiment 2

[0057]First, as shown in Figure 2(a), the single crystal in the (111) crystal plane direction is cleaned according to known methods

[0058] Silicon substrate 21a, and on the silicon substrate 21a, a single crystal silicon substrate 21b with a thickness of 5nm and a SiGe film 22 with a thickness of 300nm and a Ge concentration of 25 atomic % were epitaxially grown on the silicon substrate 21a. Here, the temperature of the deposition time was set at 520°C. Furthermore, compared to Embodiment 1 described above, in order to suppress hillocks and voids due to abnormal growth of the SiGe film, a single-crystal silicon substrate 21b is deposited. Moreover, although the silicon film is deposited on the silicon substrate in the above-described embodiment, the strained SiGe film 22 containing 25 atomic % Ge concentration can be directly epitaxially grown on the silicon substrate in the same manner as in embodiment 1, as long as it has a thickness of 300 nm thickness of.

[0059] In t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A purpose of the invention is to provide a manufacturing method for a semiconductor substrate in which a high quality strained silicon channel can easily be formed without sacrificing the processing efficiency of a wafer and to provide a manufacturing method for a semiconductor device wherein the driving performance of a PMOS transistor, in addition to that of an NMOS transistor, can be improved. The invention provides a manufacturing method for a semiconductor substrate with the steps of: forming a SiGe film on the top surface of a substrate having a silicon monocrystal layer in the (111) or (110) plane direction as the surface layer; introducing buried crystal defects into the above described substrate by carrying out ion implantation and annealing treatment; and forming a semiconductor film on the above described SiGe film.

Description

technical field [0001] The present invention relates to a method of manufacturing a semiconductor substrate and a method of manufacturing a semiconductor device, especially a method of manufacturing a high-quality, high-performance semiconductor substrate in which strain is introduced due to the preparation of a SiGe film, and a method of manufacturing a semiconductor device using the strain. Background technique [0002] Recently, there is a need to reduce the amount of power consumption of semiconductor devices, especially CMOS devices, in order to save natural resources. Hitherto, reduction in operating voltage of MOS transistors has been achieved by miniaturization of the gate structure and securing of driving characteristics by reducing the thickness of the gate film. [0003] However, the miniaturization of the transistor structure for each generation requires a large technological change, thus further increasing the burden on developers and investment costs. [0004]...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/205H01L21/20H01L21/265H01L21/324H01L29/10H01L29/78
CPCH01L21/0245H01L21/02502H01L21/02532H01L29/7842Y10S438/973H01L29/1054H01L21/02664H01L21/324H01L21/26506H01L21/02381H01L21/20
Inventor 上田多加志
Owner SHARP KK