Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Adjustment of amplitude and DC offsets in a digital receiver

a digital receiver and amplitude technology, applied in the field of data communication, can solve the problems of signal spectrum, performance degradation, and inability to suppress dc which is 100 db above the level of the received signal, and achieves the effect of low gate count, fast adaption to changing dc levels, and low cos

Inactive Publication Date: 2005-04-28
TEXAS INSTR INC
View PDF7 Cites 19 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides a mechanism for amplitude adjustment and DC offset compensation in a non-linear adaptive manner. The mechanism can be used in a multi-stage digital scheme to perform both DC compensation and amplitude adjustment of an input signal for use by subsequent processing stages. The DC compensation mechanism is relatively small in size and adapts quickly to changing DC levels. The non-linear nature of the mechanism allows for fine DC offset cancellation even at low IF levels. The DC compensation mechanism can be implemented in a relatively small size and adapts quickly to changing DC levels. The invention provides a method and apparatus for DC offset compensation that can be used in embedded devices and can achieve performance degradation in prior art solutions. The invention also provides a method and apparatus for amplitude adjustment and DC offset compensation that can be used in a multi-stage digital scheme to perform both DC compensation and amplitude adjustment of an input signal for use by subsequent processing stages.

Problems solved by technology

This is in contrast to prior art solutions where filtering distorts the signal's spectrum and causes performance degradation.
For example, suppressing DC which is 100 dB above the level of the received signal and is very close to it in frequency (IF of 500 kHz) is almost impossible using linear filtering.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Adjustment of amplitude and DC offsets in a digital receiver
  • Adjustment of amplitude and DC offsets in a digital receiver
  • Adjustment of amplitude and DC offsets in a digital receiver

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

Notation Used Throughout

[0032] The following notation is used throughout this document.

TermDefinitionAFCAutomatic Frequency ControlAGCAutomatic Gain ControlAHDLAdaptive Hard Decision LogicAPSAdaptive PrescalerASICApplication Specific Integrated CircuitBERBit Error RateDCDirect CurrentDCOCDC Offset CompensationFPGAField Programmable Gate ArrayGFSKGaussian Frequency Shift KeyingHDLHardware Description LanguageIFIntermediate FrequencyPSPrescalerRFRadio FrequencyRSSIReceive Signal Strength Indicator

DETAILED DESCRIPTION OF THE INVENTION

[0033] The present invention is a mechanism for amplitude adjustment and DC offset compensation. The mechanism functions to normalize the signal output from the RF front portion of a receiver before it is converted from IF to Zero-IF. The present invention is well suited for use in a digital receiver such as a Gaussian Frequency Shift Keying (GFSK) detector constructed according to the Bluetooth specification.

[0034] It is noted that the present invent...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A nonlinear adaptive mechanism for amplitude adjustment and DC estimation and compensation for use in a digital receiver such as a Bluetooth GFSK receiver. The mechanism uses a feed-forward technique that can be used in a multi-stage scheme to perform both DC compensation and amplitude adjustment of an input signal for use by subsequent processing stages. In a first stage, coarse DC offset compensation is performed and the offset estimates generated are subsequently frozen. In a second stage, the incoming signal with the DC offset subtracted from it, is then scaled into a narrow predefined range of amplitudes using a scaling mechanism that works with gains and attenuations that are powers of two in order to simplify implementation. In a third stage, the scaled compensated signal is then injected again into the same DC estimation mechanism, which was previously used for DC compensation in the first stage, for further DC offset estimation and compensation (i.e. fine DC estimation and compensation).

Description

FIELD OF THE INVENTION [0001] The present invention relates to the field of data communications and more particularly relates to a method of and apparatus for adjustment of amplitude and DC offsets in a digital receiver. BACKGROUND OF THE INVENTION [0002] In digital communications systems, a carrier signal is modulated with the digital data to be transmitted over the channel, where it typically suffers various forms of distortion, such as additive noise. The digital data is often transmitted in bursts wherein each burst consists of a number of data bits. Upon reception, the signal must be demodulated in order to recover the transmitted data. [0003] It is common for receivers to employ direct conversion (i.e. homodyne receiver) to perform the demodulation of the received signal. The received signal is mixed with a~local oscillator signal at the carrier frequency to produce I (in-phase) and Q (quadrature) baseband signals. An advantage of direct conversion receivers is that they are e...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H04L25/06
CPCH04L25/061
Inventor SUISSA, UDIELIEZER, ORENKATZ, RAN
Owner TEXAS INSTR INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products