Switched power stage with integrated passive components
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
example 1
With a Structure as Shown in FIG. 6
[0051]Process node: 180 nm
[0052]Current rating: 1 A per bump
[0053]Magnetic Path Length / Core Area: 1.8 mm / (70 um×50 um)×3 (3 “cores” as shown in FIG. 6)
[0054]Number of Turns: 13 per core
[0055]Total Inductance: 1 nH (air core) @ Lx node
[0056]Vdd / GND inductance<35 pH
[0057]Note that the core area shown in the figures, bounded by magnetic path lines, can be filled with magnetic material and the 1 nH would increase proportional to the relative permeability of the material. Ideally the VDD / GND area would not be filled with the magnetic material and will stay more or less<50 pH.
example 2
With a Structure as Shown in FIG. 10
[0058]Process node: 180 nm
[0059]Current rating: 1 A per bump
[0060]Magnetic Path Length / Core Area: 1.8 mm / (70 um×50 um)
[0061]Number of Turns: 18 per core
[0062]Total Inductance (Relative permeability>60): >19nH @ Lx node
[0063]Total Resistance: 12 mohms
[0064]Figure of Merit: L / R=1.57 nH / mohms @ 4 A / mm̂2
[0065]Vdd / GND inductance<35 pH
example 3
With a Structure as Shown in FIG. 11
[0066]Process node: 28 nm
[0067]Current rating: 3 A (1 A per bump)
[0068]Magnetic Path Length / Core Area: 1.8 mm / (70 um×50 um)
[0069]Number of Turns: 6 per core
[0070]Total Inductance (Relative permeability>60): >2nH @ Lx node
[0071]Total Resistance: 4 mohms
[0072]L / R=0.5 nH / mohms
[0073]Figure of Merit: L / R=0.5 nH / mohms @ 12 A / mm̂2
[0074]FIG. 12 shows a typical flip chip multi-layer substrate package. In FIG. 12 the RDLs and in between vias are used for routing. In FIG. 12, an SOC (including an embedded voltage regulator) 1211 is coupled to signal paths in a multi-layer substrate 1213 by way of micro-bumps 1215. Vias, for example via 1217, and RDLs, for example RDL 1219, electrically couple various of the micro-bumps to various solder balls, for example a ground GND solder ball 1221. The solder balls in turn electrically couple the signal paths of the multi-layer substrate to a printed circuit board (PCB) 1223. As shown in FIG. 12, the PCB additionally inc...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com