Microprocessor structure based on sophisticated vocabulary computerarchitecture

A technology of computer structure and complex instruction set, applied in the architecture with a single central processing unit, general-purpose stored program computer, computing, etc., can solve the problem of low utilization rate of most instructions, low operation efficiency of instructions, and difficulty in meeting the needs of fast processing applications and other problems, to achieve the effect of rich instructions, good scalability, and faster instruction processing.

Active Publication Date: 2008-05-14
SHANGHAI EASTSOFT MICROELECTRONICS
View PDF0 Cites 43 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The main disadvantages of traditional CISC-based microprocessors are: the utilization rate of most instructions is not high; the operation efficiency of instructions is low, and it is difficult to meet the application requirements of fast processing

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Microprocessor structure based on sophisticated vocabulary computerarchitecture
  • Microprocessor structure based on sophisticated vocabulary computerarchitecture
  • Microprocessor structure based on sophisticated vocabulary computerarchitecture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] The present invention will be described in detail below in conjunction with the accompanying drawings.

[0034] Such as figure 1 It is the internal structure of the microprocessor of the present invention. The external clock generator provides the basic clock, and the frequency division generates the clock signal required by the core. Program memory and data memory have separate data buses. The instruction reading and decoder has the functions of instruction decoding and controlling other modules of the microprocessor core. The operation control module includes an arithmetic logic unit, a shift control unit and a decimal adjustment unit. PSW is the program status word, which stores some flag bits of the program, including JF, ZF, CF, HF, SF, VF. JF is the jump flag, ZF is the zero flag, CF is the carry flag, HF is the half-carry flag, SF is the sign flag, and VF is the overflow flag.

[0035]The pipeline instruction structure is a single-stage four-stage pipeline i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a micro-processor architecture based on a complicated instruction set computer structure, comprising a program memory, a random data memory, a particular function register, a data buffer register, a common register, a data bus and an address bus, a memory interface, an operation and control module, an instruction reading and decoder and an instruction array control module. The data bus is divided into a separated eight-byte program data bus and an eight-byte inner random data bus. The invention is applicable to various embedded SOC systems for real time control, and can be widely applied in electric products such as home appliance, civilian use communication and car electronic.

Description

technical field [0001] The invention relates to the field of microprocessors, in particular to a microprocessor architecture based on a CISC (Complex Instruction Set Computer, complex instruction set computer) structure. Background technique [0002] Since the 1980s, with the widespread application of computer embedded systems, microprocessors have developed rapidly. The early single-chip microcomputer is a single-chip integrated circuit device of the computer designed according to the requirements of embedded application technology, that is, all the characteristic devices of the electronic computer are integrated on one chip, so it is vividly called a single-chip microcomputer. The biggest feature of the microprocessor is single-chip and small size, which reduces power consumption and cost. The current microprocessor is based on a certain microprocessor core, and the chip internally integrates program memory, data memory, data and address bus, timing counter, watchdog, inp...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/318G06F9/38G06F15/78
Inventor 赵启山谷志坤史卫东
Owner SHANGHAI EASTSOFT MICROELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products