Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for forming a silicon titanide layer on a doped polysilicon trench of a device

A technology of polysilicon layer and polysilicon, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of large surface fluctuations, high contact resistance, difficult to remove, etc., and achieve the effect of smooth surface

Inactive Publication Date: 2011-12-21
SEMICON MFG INT (SHANGHAI) CORP
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0019] from figure 2 It can be seen that cracks will appear when the doped polysilicon pillars 21 are deposited in step 204, and this crack will cause two problems in the subsequent manufacturing process: the first problem is that the crack will be formed in the subsequent manufacturing process Expand, so that silicon dioxide is deposited in the crack while forming the silicon oxide sidewall in step 206, and it is difficult to remove, resulting in discontinuity of the film when the TiSi2 layer is formed in step 207 (it cannot be formed on the silicon dioxide layer TiSi2 layer), resulting in higher contact resistance; another problem, because the doped polysilicon column 21 is higher than the surface of the device substrate 10, in the process of making the subsequent metal interconnection layer, it will cause large surface fluctuations, which needs to be carried out. Additional planarization process to avoid deformation of contact holes in the metal interconnect layer due to large surface relief during photolithography

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for forming a silicon titanide layer on a doped polysilicon trench of a device
  • Method for forming a silicon titanide layer on a doped polysilicon trench of a device
  • Method for forming a silicon titanide layer on a doped polysilicon trench of a device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below with reference to the accompanying drawings and examples.

[0043] from prior art figure 2 It can be seen that using the self-aligned titanium silicon method to form a TiSi2 layer on the doped polysilicon trench of the device must produce silicon oxide sidewalls on the doped polysilicon trenches. In order to manufacture the silicon oxide sidewalls, it is necessary to dope The height of the doped polysilicon pillars of the polysilicon trench increases, thus causing the drawbacks of the prior art. In order to overcome the defects of the prior art, the present invention improves the method for manufacturing silicon oxide sidewalls on the polysilicon trench, which does not need to increase the height of the doped polysilicon column in the doped polysilicon trench, but makes the doping The silicon oxide sidewall ca...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for forming a titanium silicon oxide layer on a doped polysilicon trench of a device: depositing a pad oxide film, an undoped polysilicon layer and a silicon nitride layer on the device substrate in sequence; according to the patterned silicon nitride layer, sequentially The silicon nitride layer, the undoped polysilicon layer, the pad oxide film and the device substrate are etched to form doped polysilicon trenches; after depositing the silicon oxide layer in the doped polysilicon trench, the doped polysilicon pillars are deposited and etched to The pad oxide film is thermally oxidized in the doped polysilicon trench to oxidize the sidewall of the non-doped polysilicon layer to obtain an oxide film as a silicon oxide sidewall; after dry etching the oxide film on the doped polysilicon pillar, the The silicon nitride layer, the non-doped polysilicon layer, the pad oxide film and the oxide film on the doped polysilicon column on the doped polysilicon trench are etched, titanium Ti is deposited and rapid annealing is used to form a TiSi2 layer. The method ensures that the formed TiSi2 layer film is continuous and smoothes the surface during the subsequent fabrication process of the metal interconnection layer.

Description

technical field [0001] The invention relates to the manufacturing technology of semiconductor devices, in particular to a method for forming a titanium silicon (TiSi2) layer on the doped polysilicon trench of the device. Background technique [0002] With the development of semiconductor devices, such as the development of metal oxide semiconductor field effect transistors (MOSFETs), the conduction speed of semiconductor devices has become an important criterion for judging the quality of semiconductor devices. In the manufacture of semiconductor devices, the self-aligned titanium silicon method is introduced as a means of improving the conduction speed of devices with doped polysilicon trenches. The self-aligned titanium silicon method is to make a silicon oxide sidewall on the doped polysilicon trench of the device, and then deposit a TiSi2 layer, wherein the silicon oxide sidewall avoids the doped polysilicon in the doped polysilicon trench and the device Short circuit b...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/3205H01L21/324H01L21/768H01L21/311H01L21/302
Inventor 汪铭韩轶男贺吉伟
Owner SEMICON MFG INT (SHANGHAI) CORP