JTAG (Joint Test Action Group) real-time on-chip debug method and system of multicore processor

A multi-core processor, on-chip debugging technology, applied in the fields of electrical digital data processing, instruments, calculations, etc., can solve the problems of relatively large changes, poor reusability, and difficult physical design of chips, and achieve good versatility

Active Publication Date: 2010-09-22
INST OF COMPUTING TECH CHINESE ACAD OF SCI
View PDF6 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This method is applicable to the situation where the TAP module can be modified, and the software debugging will change greatly due to the change of the number of small cores, an

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • JTAG (Joint Test Action Group) real-time on-chip debug method and system of multicore processor
  • JTAG (Joint Test Action Group) real-time on-chip debug method and system of multicore processor
  • JTAG (Joint Test Action Group) real-time on-chip debug method and system of multicore processor

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0061] The present invention will be further described in detail below in conjunction with the accompanying drawings.

[0062] The process flow of the JTAG real-time on-chip debugging method of the multi-core processor of the present invention is as follows: image 3 shown.

[0063] In a multi-core processor there are N cores, all connected to the on-chip debug bus. The enhanced TAP controller interacts with the host computer through the hardware port of the JTAG protocol of IEEE 1194.2, and interacts with the debug client in the core of the multi-core processor through the on-chip debug bus.

[0064] The method of the present invention specifically includes the following steps.

[0065] Step S100, the software debugger debugs and configures the core of the multi-core processor to be debugged, generates a control command conforming to the JTAG control protocol, converts the control command into a control flow, and sends the control flow to the enhanced TAP controller .

[...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to JTAG (Joint Test Action Group) real-time on-chip debug method and system of a multicore processor. In the method, a software debugger generates a control command in accordance with a JTAG control protocol to cores of a debugged multicore processor, converts the control command to a control flow, and then sends the control flow to an enhanced TAP controller; the enhanced TAP controller converts the received control flow into a data packet in accordance with an on-chip debug communication protocol and sends the data packet to a debug user terminal through a debug bus; the debug user terminal converts the received data packet into a control command, and a response control command generates response data returned to the enhanced TAP controller through the debug bus; the enhanced TAP controller converts the received response data into a control flow in accordance with the JTAG control protocol, and the software debugger obtains the control flow through the enhancedTAP controller. The invention can debug the multicore processor, but is not limited by the quantity of cores of the multicore processor.

Description

technical field [0001] The invention relates to the debugging of a multi-core microprocessor chip, in particular to a JTAG real-time on-chip debugging method of a multi-core processor and a system thereof. Background technique [0002] In today's processor design, the clock frequency is close to the limit of the existing production process, and it is no longer possible to improve the performance of the processor simply by increasing the clock frequency. The development of multi-core processors has solved the problems of performance and power consumption. However, run-time debugging of parallel programs on multi-core processors becomes a difficult problem. [0003] There are two types of debugging methods for traditional single-core processors: software and hardware. The most commonly used open source tools for software debugging methods include GNU Debugger (GDB, GNU Debugger). The software runs on the operating system, and monitors and controls the processor that needs t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/267
Inventor 雷峥蒙焦帅徐卫东范东睿张浩
Owner INST OF COMPUTING TECH CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap