Asynchronous FIFO memory design with power of which the depth is not 2

A memory and deep technology, applied in the direction of instruments, calculations, special data processing applications, etc., can solve the problems of increased circuit area and power consumption, increased data output delay, etc.
CN101930350AInactive Publication Date: 2010-12-29MAANSHAN LONGXUN TECH
0 Cites 10 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Current Assignee / Owner
MAANSHAN LONGXUN TECH
Publication Date
2010-12-29
Estimated Expiration
Not applicable Β· inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention relates to an asynchronous FIFO memory design with power of which the depth is not 2, belonging to the field of integrated circuits, and being used for solving the problem of quick transfer of data among different clock domains. Data transfer among asynchronous clock domains is generally realized by adopting an asynchronous FIFO memory. Because the asynchronous FIFO generally adopts a Gray code design mode, the designed FIFO depth is 2n as required. Under most conditions, the actually required depth can not happen to be 2n, thus the design requirement not only increases the area and power consumption, but also due to the FIFO working mode, redundant memory depth is bound to cause the increase of data output latency. The invention proposes the design clew for realizing asynchronous FIFO by constructing a single step cyclic code, so that the designed depth is no longer a designated value, thereby not only saving the area and power consumption of a chip, but also reducing the data latency.
Need to check novelty before this filing date? Find Prior Art

Description

1. Technical field

[0001] The patent of the present invention belongs to the field of integrated circuits and is used to solve the problem of fast data transfer between different clock domains. In chips with multiple clocks, asynchronous FIFOs can be used to quickly transfer data between two different clock systems. In SoC system chip, asynchronous FIFO memory has become an essential component. In network interface, image processing, etc., asynchronous FIFO has also been widely used. In addition, when using FPGA for data processing, asynchronous FIFO is often used in the interface part to store and buffer data. This design method does not involve a specific process. 2. Background technology

[0002] One of the leading ideas of today's integrated circuit design is synchronous design, that is, all clock control devices (such as flip-flops, RAM, etc.) are controlled by the same clock. But as designs continue to expand, more components are integrated on the same die, making ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More