Method for realizing automated ECO (Engineering Change Order) netlist in digital IC (Integrated Circuit) design process

A netlist and digital technology, applied in the field of automatic ECO netlist, can solve problems such as impossibility, error-prone, heavy workload, etc., and achieve the effects of less error-prone, error-avoiding, and high process efficiency

Active Publication Date: 2011-07-20
FUZHOU ROCKCHIP SEMICON
View PDF2 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0015] Since the digital circuit described by RTL needs to be manually converted into a gate-level netlist, and all modification actions need to be manually converted into ECO modification scripts, the traditional netlist ECO method can only modify less ECO for logic, otherwise it will be purely manual Converting RTL descriptions into gate-level circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for realizing automated ECO (Engineering Change Order) netlist in digital IC (Integrated Circuit) design process
  • Method for realizing automated ECO (Engineering Change Order) netlist in digital IC (Integrated Circuit) design process
  • Method for realizing automated ECO (Engineering Change Order) netlist in digital IC (Integrated Circuit) design process

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] figure 2 Shown is a schematic flow diagram of a method for realizing an automated ECO netlist in a digital IC design flow of the present invention. Figure 4 It is a schematic diagram of the ECO process of the automatic netlist of the present invention. Including the following steps:

[0046] Step 100: Extract the digital circuit to be ECO from the original circuit, and use RTL to describe the digital circuit of ECO; see Figure 4 In the "Manually complete RTL code modification" section.

[0047] Step 200: Output the report used to generate the ECO modification script through the EDA tool; see Figure 4 "Automatically generate ECO modification script" section.

[0048] Step 300: Use a comprehensive tool to output a report to generate an ECO modification script. See Figure 4 In the "Automatically complete synthesis and report output" section.

[0049] The above steps are described in detail below:

[0050] Step 100 includes:

[0051] Step 101: First, find all input register...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a method for realizing an automated ECO (Engineering Change Order) netlist in a digital IC (Integrated Circuit) design process, comprising the following steps of: extracting an ECO digit circuit in an original circuit, and describing the ECO digit circuit by using RTL (Resistor Transistor Logic); generating a report of an ECO modified script by using the output of an EDA (Electronic Design Automation) tool; and generating the ECO modified script by using an output report of a synthesis tool. In the invention, only the RTL description in the whole process is needed to be modified and few or no ECO modified script is needed to be written, therefore, efficient process, automation realization and difficult error are achieved and temporal constraint can be applied to the ECO process.

Description

【Technical Field】 [0001] The invention belongs to the field of digital IC design, and specifically refers to a method for realizing an automated ECO netlist in a digital IC design process. 【Background technique】 [0002] The digital IC design process is as follows: (full process, highlighting the parts related to ECO) [0003] The digital IC design process is a process from a high abstract level to a specific level, from system description and algorithm description to functional description, circuit description and production process level. [0004] At the system description and algorithm description level, high-level languages ​​such as C language are usually used to verify the system architecture and algorithm functions; when the system algorithm verification is completed, the algorithm needs to be converted into an equivalent RTL description through the hardware description language through tools or manually (The register transfer level description is a level of hardware circuit ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F17/50
Inventor 刘欣
Owner FUZHOU ROCKCHIP SEMICON
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap