A clock distribution circuit reliably reduces clock skew, while preventing the waveform of a clock signal from rounding, which would otherwise occur due to an increase in resistance, and preventing instability of the clock signal, which would otherwise occur due to an increase in inductance, thereby realizing ideal clock distribution. In the clock distribution circuit, a clock wiring pattern for distributing the clock signal is formed on a chip, and a wiring pattern whose resistance is lower than the clock wiring pattern is formed on a substrate, on which the chip is mounted, in such a way as to be connected to the clock wiring pattern at a plurality of locations. The clock distribution circuit is applied to semiconductor integrated circuits such as LSIs built in multichip modules.