Unlock instant, AI-driven research and patent intelligence for your innovation.

SOI (silicon-on-insulator) super-junction LDMOS (Laterally Diffused Metal Oxide Semiconductor) device with buffer layer

A buffer layer and device technology, applied in the direction of semiconductor devices, electrical components, circuits, etc., can solve problems such as difficulty in process realization, and achieve the effects of reduced process difficulty, easy uniform distribution, and shallow depth

Inactive Publication Date: 2012-11-14
SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI +1
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] However, if a design requires thick-film SOI (thickness t si >1.5um), the introduction of a buffer layer can alleviate the substrate-assisted depletion effect of SOI lateral superjunction devices, but since the buffer layer is located on the buried oxide layer below the drift region, it is necessary to achieve such an implantation depth during ion implantation , not only the implantation energy must be very large, but also the impurity distribution must be precisely controlled, and the process is very difficult to realize

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SOI (silicon-on-insulator) super-junction LDMOS (Laterally Diffused Metal Oxide Semiconductor) device with buffer layer
  • SOI (silicon-on-insulator) super-junction LDMOS (Laterally Diffused Metal Oxide Semiconductor) device with buffer layer
  • SOI (silicon-on-insulator) super-junction LDMOS (Laterally Diffused Metal Oxide Semiconductor) device with buffer layer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The present invention will be further described below in conjunction with the accompanying drawings, which are not drawn to scale for the convenience of illustration.

[0042] Through in-depth research on super-junction LDMOS devices using SOI (Silicon On Insulator) substrates, the inventors of the present invention found that setting a buffer layer on the surface of the drift region can play a role in compensating the excess charge caused by the auxiliary depletion effect of the substrate . like figure 1 As shown, the charges (electrons shown in the figure) of the upper drift region buffer layer can be gradually shifted from top to bottom, thereby compensating the excess charges accumulated above the insulating buried layer (holes shown in the figure), and then can The influence of the substrate-assisted depletion effect on the charge balance of the SOI LDMOS drift region is alleviated, and the breakdown voltage of the device is improved. Therefore, the inventor prop...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an SOI (silicon-on-insulator) super-junction LDMOS (Laterally Diffused Metal Oxide Semiconductor) device with a buffer layer, which comprises an SOI substrate and an active region positioned on the SOI substrate, wherein the active region comprises a gate region, a source region and a drain region which are respectively positioned at both sides of the gate region, a body region positioned under the gate region and a drift region positioned between the body region and the drain region; and the drift region comprises a lateral super-junction structure and a buffer layer positioned above the lateral super-junction structure. By arranging the buffer layer above the drift region, the invention can relieve the influence of the auxiliary depletion effect of the substrate on the charge balance in the SOI super-junction LDMOS drift region, improve the breakdown voltage of the device and greatly shallow the doping depth in the buffer layer manufacturing process, thereby reducing the impurity injection energy, facilitating the uniform distribution of impurities in the drift region and greatly lowering the process difficulty.

Description

technical field [0001] The invention relates to a lateral double-diffused metal oxide semiconductor (LDMOS, LateralDouble-diffused MOSFET) device structure, in particular to an SOI superjunction LDMOS device with a buffer layer, belonging to the technical field of microelectronics and solid electronics. Background technique [0002] Lateral Double-diffused MOSFET (LDMOS, Lateral Double-diffused MOSFET) is the key technology of high-voltage integrated circuit HVIC (High Voltage Integrated Circuit) and power integrated circuit PIC (Power Integrated Circuit). Its main feature is that a relatively long lightly doped drift region is added between the channel region and the drain region. The doping type of the drift region is consistent with that of the drain end. By adding the drift region, it can share the breakdown voltage. [0003] The so-called super-junction LDMOS is an improved LDMOS, that is, the low-doped N-type drift region of the traditional LDMOST is replaced by a set ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/06H01L29/36
CPCH01L29/0634H01L29/7824
Inventor 程新红何大伟王中健徐大伟夏超宋朝瑞俞跃辉
Owner SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI