Manufacturing method of LED chip
A technology of LED chip and manufacturing method, which is applied in the direction of electrical components, circuits, semiconductor devices, etc., can solve the problems of high masking layer requirements, device damage, and affecting the connection of LED chips, and achieve simple process, easy realization, and solution to fracture problems Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0032] Example one
[0033] Provide a sapphire substrate and form a buffer layer on the substrate; forming an epitaxial layer on the buffer layer specifically includes the following steps: forming a first semiconductor layer on the buffer layer, forming a light emitting layer on the first semiconductor layer, and forming a second semiconductor layer On the light-emitting layer. A first mask layer is formed on the epitaxial layer after surface cleaning, and the width of the first gap reserved between the cells of the first mask layer is 10 μm according to the design. Wherein, the material of the mask layer may be photoresist.
[0034] The second semiconductor layer, the light emitting layer, and a part of the first semiconductor layer at the first gap position are removed by ICP, a first groove with a depth of 2 μm is formed on the epitaxial layer, and the first mask layer is removed.
[0035] It is formed on the epitaxial layer to form a second masking layer, the size of the second...
Example Embodiment
[0040] Example two
[0041] A sapphire substrate is provided; forming a buffer layer on the substrate and forming an epitaxial layer on the buffer layer includes the following steps: forming a first semiconductor layer on the buffer layer, forming a light emitting layer on the first semiconductor layer, and forming a second semiconductor layer On the light-emitting layer. The rest of the operation method is the same as the first embodiment. The difference is that the width of the first gap is 15 μm, the first groove with a depth of 3 μm is formed on the epitaxial layer, the edge of the second mask layer is 15 μm smaller than the first mask layer. The second ICP etching has a depth of 3 μm, and the edge of the third mask layer is 15 μm shrinking from the second mask layer. The third ICP etching has a depth of 1.5 μm and the thickness of the electrical insulating layer is 8000 angstroms.
PUM
Property | Measurement | Unit |
---|---|---|
Depth | aaaaa | aaaaa |
Depth | aaaaa | aaaaa |
Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap