Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Time digital converter based on antifuse field programmable gata array (FPGA) and temperature drift correcting method thereof

A time-digital and temperature-drift technology, applied in analog/digital conversion, code conversion, electrical unknown time interval measurement, etc., can solve the problems of large R&D expenses, long R&D cycle, fixed functions, etc., and achieve low cost and flexible use , the effect of low dead time

Active Publication Date: 2013-05-08
UNIV OF SCI & TECH OF CHINA
View PDF4 Cites 28 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] If a dedicated ASIC chip is to be used in the field of aerospace and space research, it needs to spend a lot of research and development funds, and it needs to go through a lot of radiation tests to verify its radiation resistance performance, and the research and development cycle is very long.
At the same time, as a special ASIC chip for time measurement, its function is fixed, and it can only be designed according to its function in actual use, and it is often only suitable for some specific research tasks, so it has poor flexibility and is not suitable for certain certain occasions

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Time digital converter based on antifuse field programmable gata array (FPGA) and temperature drift correcting method thereof
  • Time digital converter based on antifuse field programmable gata array (FPGA) and temperature drift correcting method thereof
  • Time digital converter based on antifuse field programmable gata array (FPGA) and temperature drift correcting method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0020] The present invention realizes the principle structure framework of the measurement of coarse time and fine time in antifuse FPGA as figure 1 As shown, it includes a fine time measurement unit, a decoding unit, a coarse time measurement unit and a data buffer unit, all of which are implemented in an antifuse FPGA. Wherein the fine time measurement unit utilizes the carry cascade delay line in the antifuse FPGA to interpolate the main clock cycle, and the carry cascade delay line is formed by cascading multi-stage delay units, a preferred embodiment of the present invention In the embodiment, a one-bit adder is selected to realize the delay unit, and the fixed time delay of each stage is very small, and the delay of...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a high-precision time digital converter based on antifuse field programmable gata array (FPGA) and a temperature drift correcting algorithm thereof. The time digital converter based on antifuse FPGA is divided into two parts: (1) carrying out rough time measuring by means of a counting method; (2) achieving time interpolation by means of carry cascade connection in the FPGA, namely achieving fine time measuring by means of an interpolation method, and correcting a measuring result of the fine time according to the operating ambient temperature of the FPGA combined with temperature drift correcting algorithms when the measuring are completed, and therefore measurement accuracy of time digital converter in a large temperature range can be guaranteed. The digital converter based on antifuse FPGA and temperature drift correcting method thereof are characterized by comprising the following steps: achieving rough counting measuring by utilizing a high-speed counter which works under master clock, measuring fine time by means of the carry cascade connection to achieve time interpolation, calibrating the least significant bit (LSB) of the time digital converter, and obtaining a function relation of the LSB with temperature changes, and correcting fine time measuring results according to the function relation and integral nonlinearity of the time digital converter.

Description

technical field [0001] The invention relates to the field of high-precision time measurement, in particular to a time-to-digital converter based on an antifuse FPGA and a temperature drift correction method thereof. Background technique [0002] With the rapid development of aerospace in recent years, high-precision time measurement has been widely used in the field of aerospace, space research and other occasions with strong radiation, such as time-of-flight measurement systems of space high-energy particle spectrometers and plasma spectrometers , satellite altimeter, space rangefinder, space telemetry, time calibration in the field of quantum communication, etc. In these special applications, high-precision time measurement devices must have strong radiation resistance, and for different applications, there are different requirements for parameters such as time measurement accuracy, dead time, and time measurement dynamic range. In the above application fields, a high-pre...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G04F10/00H03M1/50
Inventor 刘树彬秦熙封常青安琪
Owner UNIV OF SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products