Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Mixed compensating type high-stability LDO (low-dropout regulator) chip circuit

A high-stability, hybrid compensation technology, applied in the direction of adjusting electrical variables, control/regulating systems, instruments, etc., can solve the problems of high output impedance, unusable, output voltage oscillation, etc., to achieve the effect of reducing the area and reducing the cost

Inactive Publication Date: 2013-05-08
厦门立昂电子科技有限公司
View PDF5 Cites 25 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The key technical problem of LDO at present is the problem of loop stability. Since the LDO circuit uses PMOS as the output adjustment tube and adds a common source inverting amplifier, it has a high output impedance, so that the position of the output pole will vary with the load. Changes, the circuit stability is not high, and LDO is a closed-loop system, the low stability will directly cause the output voltage to oscillate and cannot be used, so it is urgent to perform strict frequency compensation on the LDO to meet its loop stability requirements
At present, the compensation for LDO loop stability is relatively simple at home and abroad, and the LDO with multiple compensation methods can well meet the frequency stability requirements.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Mixed compensating type high-stability LDO (low-dropout regulator) chip circuit
  • Mixed compensating type high-stability LDO (low-dropout regulator) chip circuit
  • Mixed compensating type high-stability LDO (low-dropout regulator) chip circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] Please refer to the attached figure 1 As shown, the present invention is a hybrid compensation type high-stability LDO chip circuit, including a differential input amplifier A1, a push-pull buffer amplifier A2, an integrated PMOS device P0, resistors Rc, RF1, RF2, capacitors Cc, CFF, and a chip output capacitor Cout, the equivalent series resistance Resr of Cout, the chip output load Rload.

[0015] The output of A1 is connected to A2, Rc and Cc are connected in series across both ends of A2, the output of A2 is connected to the gate of P0, the drain of P0 is the output terminal Vout, connected to one end of RF1, Cout, and Rload, RF1 and RF2 are connected in series to ground, and CFF is connected to RF1 At both ends, the intersection of RF1 and RF2 is connected to the negative input terminal of A1, Cout and Resr are connected in series to ground, and the other end of Rload is grounded.

[0016] The detailed circuit diagram of the hybrid compensation type high-stability...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a mixed compensating type high-stability LDO (low-dropout regulator) chip circuit. The mixed compensating type high-stability LDO chip circuit comprises a differential input amplifier A1, a push-pull buffer amplifier A2, an integrated PMOS (p-channel metal oxide semiconductor) device P0, a resistor Rc, a resistor RF1, a resistor RF2, a capacitor Cc, a capacitor CFF, a chip output capacitor Cout, an equivalent series resistor Resr of the Cout and a chip output load Rload, and is characterized in that the A1 is in output connection with the A2, the Rc and the Cc are serially connected to be bridged at two ends of the A2, the A2 is in output connection with a grid electrode of the P0, a drain electrode of the P0 is an output end Vout and connected with one ends of the RF1, the Cout and the Rload, the RF1 and the RF2 are grounded in a series connection mode, the CFF is bridged at two ends of the RF1, an intersection of the RF1 and the RF2 is connected to an input negative terminal of the A1, the Cout and the Resr are grounded in a series connection mode, and the other end of the Rload is grounded. The mixed compensating type high-stability LDO chip circuit adopts ESR (equivalent series resistance) compensation, miller compensation and front feed-forward capacitance compensation, and stability of the LDO system is improved.

Description

technical field [0001] The invention relates to an LDO chip circuit, in particular to a high-stability LDO chip circuit using multiple compensation technologies, and belongs to the technical field of integrated circuits. Background technique [0002] Low-dropout linear stabilized voltage source, referred to as LDO, is a kind of stabilized voltage source, but compared with ordinary linear stabilized voltage sources, it has the characteristics of low dropout voltage and high conversion efficiency, and has broad application prospects in the field of power supply for portable electronic products. [0003] The key technical problem of LDO at present is the problem of loop stability. Since the LDO circuit uses PMOS as the output adjustment tube and adds a common source inverting amplifier, it has a high output impedance, so that the position of the output pole will vary with the load. Changes, the circuit stability is not high, and LDO is a closed-loop system, the low stability wi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G05F1/56
Inventor 仝刚常远山张彦素
Owner 厦门立昂电子科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products