Supercharge Your Innovation With Domain-Expert AI Agents!

Thin film transistor liquid crystal display (LCD) array substrate

A liquid crystal display and thin film transistor technology, applied in the field of liquid crystal display, can solve the problems of high occurrence rate of flicker and crosstalk, and achieve the effect of reducing resistance, reducing delay time, and reducing the incidence of undesirable phenomena such as flicker and crosstalk

Active Publication Date: 2013-06-05
SHANGHAI AVIC OPTOELECTRONICS
View PDF6 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] In view of this, the object of the present invention is to provide a thin film transistor liquid crystal display array substrate to solve the problem of high incidence of adverse phenomena such as flicker and crosstalk in the existing display panel structure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Thin film transistor liquid crystal display (LCD) array substrate
  • Thin film transistor liquid crystal display (LCD) array substrate
  • Thin film transistor liquid crystal display (LCD) array substrate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0046] This embodiment discloses a thin film transistor liquid crystal display array substrate, including:

[0047] Two main pixel regions adjacent along the first direction, wherein each main pixel region respectively includes three sub-pixel regions adjacent along the second direction;

[0048] two gate lines, the two gate lines are arranged on the first metal layer along the first direction;

[0049] two common lines, the two common lines respectively correspond to two main pixel regions, and are arranged on the second metal layer;

[0050] Three data lines, the three data lines are arranged on the second metal layer along the second direction;

[0051] The connecting electrode lines are arranged on the third metal layer and are connected to the two common lines in the first direction.

[0052]Specifically, such as figure 2 as shown ( figure 2 -a is the top view, figure 2 -b is a cross-sectional view along the AA' line), the two gate lines G11 and G12 of the thin fi...

Embodiment 2

[0061] This embodiment discloses a manufacturing method corresponding to the thin film transistor liquid crystal display array substrate described in the above embodiments, as Figure 2-Figure 6 As shown, the method includes:

[0062] Step 1: providing a substrate, forming a first metal layer on the surface of the substrate, and etching the first metal layer to form gate lines.

[0063] Specifically, the substrate is a glass substrate or a substrate of other materials.

[0064] Forming the gate lines on the surface of the substrate specifically includes:

[0065] The first metal layer is formed on the surface of the substrate by plasma sputtering, that is, the substrate is first put into the reaction chamber, and the high-energy particles hit the solid flat plate of the target material with high purity, and the atoms are knocked out according to the physical process. The knocked-out atoms pass through the vacuum and finally deposit on the surface of the substrate, resulting ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a thin film transistor liquid crystal display (LCD) array substrate which comprises two adjacent main pixel areas along a first direction, two gate lines, two common lines, three data lines and an electrode connecting line. Each main pixel area comprises three adjacent sub pixel areas along a second direction, the two gate lines are arranged on a first metal layer along the first direction, the two common lines respectively correspond to the two main pixel areas and are arranged on a second metal layer, the three data lines are arranged on the second metal layer along the second direction, and the electrode connecting line is arranged on a third metal layer and connected with the two common lines in the first direction in a breakover mode. The parts, in a display area, of the common lines are arranged in a parallel connection mode, namely, a mesh-shaped common line structure, the overall resistance of the common lines is reduced, the delay time for a corresponding signal to pass through the common lines is reduced, and therefore the occurrence rate of unhealthy phenomena including flicker, crosstalk and the like of the thin film transistor LCD array substrate is also lowered.

Description

technical field [0001] The invention belongs to the field of liquid crystal display, in particular to a thin film transistor liquid crystal display array substrate. Background technique [0002] In the prior art, the arrangement of three sub-pixel areas of a main pixel area of ​​a display panel is r (red), g (green), and b (blue) respectively from left to right, wherein each main pixel area is a square Or circular, each sub-pixel area is rectangular, and the short side of each sub-pixel area is basically parallel to the gate line, and the long side of each sub-pixel area is basically parallel to the data line. Usually, this arrangement of sub-pixel areas The method is called longitudinal arrangement. [0003] In 3D display, in order to let the left and right eyes see different images, the grating grids placed in front of the display panel need to be arranged vertically, and the size of the grating grids is similar to the size of a main pixel area; because the glass plate wh...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G02F1/1362G02F1/1368H01L27/02
Inventor 秦丹丹夏志强
Owner SHANGHAI AVIC OPTOELECTRONICS
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More