Super computing system oriented self-gating boundary scan test method and device

A supercomputing system and boundary scan technology, applied in measurement devices, measurement of electricity, measurement of electrical variables, etc., can solve the problems of complex backplane wiring and poor flexibility, and achieve the effect of improving flexibility, improving efficiency, and reducing the number of
CN103163451AActive Publication Date: 2013-06-19NAT UNIV OF DEFENSE TECH
13 Cites 4 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
NAT UNIV OF DEFENSE TECH
Publication Date
2013-06-19

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a super computing system oriented self-gating boundary scan test method and a super computing system oriented self-gating boundary scan test device. The method comprises the following steps of: calculating to obtain the optimum test joint test action group (JTAG) line according to an input target main board number, a test command and test concurrency to determine a JTAG output port of a monitoring main board and send a control signal; and receiving the control signal of a JTAG gate by using a crossbar network on a rear panel, and changing turn-on and turn-off of each switch in the crossbar switch network according to the control signal to finish gating and executing a test command by using the gated JTAG output port. The device comprises a JTAG controller and the JTAG gate which are positioned on the monitoring main board, and a crossbar switch network module positioned on the rear panel. The method and the device have the advantages of simple structure, few rear panel wire, high test flexibility, high test efficiency and balanced JTAG line load.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention mainly relates to the technical field of boundary scan debugging and testing, in particular to a supercomputing system-oriented self-selecting boundary scanning testing method and device. Background technique

[0002] The Boundary Scan Test technology uses the additional Boundary Scan Unit and its control logic in the chip pin to realize the debugging and testing function independent of the packaging method, which overcomes the low efficiency, high cost and poor reliability of the traditional "probe" method. question. In 1990, the Institute of Electrical and Electronics Engineering (IEEE) approved the boundary-scan test specification drafted by the Joint Test Action Group, forming the IEEE standard 1149.1, referred to as the JTAG standard. Since the boundary scan technology was proposed, it has been widely used to debug the internal logic of the test chip, the connection between chips and the connection between complex printed boards (PC...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More